{"id":"https://openalex.org/W2030430782","doi":"https://doi.org/10.1145/1572471.1572481","title":"Floorplan-based FPGA interconnect power estimation in DSP circuits","display_name":"Floorplan-based FPGA interconnect power estimation in DSP circuits","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2030430782","doi":"https://doi.org/10.1145/1572471.1572481","mag":"2030430782"},"language":"en","primary_location":{"id":"doi:10.1145/1572471.1572481","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1572471.1572481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009326557","display_name":"Ruzica Jevti\u0107","orcid":"https://orcid.org/0000-0002-5261-5491"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ruzica Jevtic","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078746692","display_name":"Carlos Carreras","orcid":"https://orcid.org/0000-0002-1594-5635"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Carreras","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111915138","display_name":"Vuka\u0161in Pejovi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Vukasin Pejovic","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6103,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71013636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8913412690162659},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6477111577987671},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6414467096328735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6113466024398804},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.575681209564209},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5723521113395691},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5485705137252808},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5423120260238647},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5068948864936829},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.458332359790802},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4493296444416046},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43981337547302246},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.43971821665763855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33356916904449463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18862780928611755},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17920926213264465},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10824185609817505}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8913412690162659},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6477111577987671},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6414467096328735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6113466024398804},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.575681209564209},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5723521113395691},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5485705137252808},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5423120260238647},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5068948864936829},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.458332359790802},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4493296444416046},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43981337547302246},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.43971821665763855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33356916904449463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18862780928611755},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17920926213264465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10824185609817505},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1572471.1572481","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1572471.1572481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1498249569","https://openalex.org/W1585249527","https://openalex.org/W1993072227","https://openalex.org/W2017843246","https://openalex.org/W2029459574","https://openalex.org/W2055251702","https://openalex.org/W2106655287","https://openalex.org/W2108677147","https://openalex.org/W2119916477","https://openalex.org/W2138195591","https://openalex.org/W2144321909","https://openalex.org/W2149513075","https://openalex.org/W2159022270","https://openalex.org/W2170510975","https://openalex.org/W2241855467"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2117931353","https://openalex.org/W2030503305","https://openalex.org/W4230078917","https://openalex.org/W3212959636","https://openalex.org/W2097652635","https://openalex.org/W2177095534"],"abstract_inverted_index":{"A":[0],"novel":[1],"high-level":[2],"approach":[3],"for":[4,118],"estimating":[5],"power":[6,38,47,78],"consumption":[7],"of":[8,50,72,75,83],"global":[9],"interconnects":[10],"in":[11,16,94,106],"data-path":[12],"oriented":[13],"designs":[14],"implemented":[15],"FPGAs":[17],"is":[18,22,88,97,101],"presented.":[19],"The":[20,37,67],"methodology":[21],"applied":[23],"to":[24,65,110],"interconnections":[25],"between":[26],"modules":[27],"and":[28,35,43],"depends":[29],"only":[30],"on":[31],"their":[32],"mutual":[33],"distance":[34],"shape.":[36],"model":[39,79],"has":[40],"been":[41],"characterized":[42],"verified":[44],"with":[45],"on-board":[46],"measurements,":[48],"instead":[49],"using":[51],"low-level":[52],"estimation":[53],"tools":[54],"which":[55],"often":[56],"lack":[57],"the":[58,73,76,84,111,119],"required":[59],"accuracy":[60],"(observed":[61],"errors":[62,74],"go":[63],"up":[64],"350%).":[66],"results":[68],"show":[69],"that":[70,93,99],"most":[71],"presented":[77],"lie":[80],"within":[81],"20%":[82,104],"physical":[85],"measurements.":[86],"This":[87],"an":[89],"excellent":[90],"result":[91],"considering":[92],"[2]":[95],"it":[96],"shown":[98],"there":[100],"already":[102],"a":[103],"variation":[105],"net":[107],"capacitance":[108],"due":[109],"different":[112],"routing":[113],"solutions":[114],"given":[115],"by":[116],"router":[117],"same":[120],"placement.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}