{"id":"https://openalex.org/W2155371841","doi":"https://doi.org/10.1145/1555754.1555810","title":"Achieving predictable performance through better memory controller placement in many-core CMPs","display_name":"Achieving predictable performance through better memory controller placement in many-core CMPs","publication_year":2009,"publication_date":"2009-06-20","ids":{"openalex":"https://openalex.org/W2155371841","doi":"https://doi.org/10.1145/1555754.1555810","mag":"2155371841"},"language":"en","primary_location":{"id":"doi:10.1145/1555754.1555810","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015385537","display_name":"Dennis Abts","orcid":"https://orcid.org/0009-0007-7108-9013"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dennis Abts","raw_affiliation_strings":["Google Inc, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Google Inc, Madison, WI, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060103552","display_name":"Natalie Enright Jerger","orcid":"https://orcid.org/0000-0002-0526-2080"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Natalie D. Enright Jerger","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100698124","display_name":"John Kim","orcid":"https://orcid.org/0000-0003-3958-3891"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"John Kim","raw_affiliation_strings":["KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087673469","display_name":"Dan Gibson","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Gibson","raw_affiliation_strings":["University of Wisconsin - Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052869119","display_name":"Mikko H. Lipasti","orcid":"https://orcid.org/0000-0002-8535-9244"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikko H. Lipasti","raw_affiliation_strings":["University of Wisconsin - Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5015385537"],"corresponding_institution_ids":["https://openalex.org/I1291425158"],"apc_list":null,"apc_paid":null,"fwci":15.21,"has_fulltext":false,"cited_by_count":149,"citation_normalized_percentile":{"value":0.99190217,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"451","last_page":"461"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8721665143966675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446460127830505},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5940258502960205},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5346877574920654},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5111525654792786},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5055124759674072},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4770897328853607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45371943712234497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4500315189361572},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4348784387111664},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.42243972420692444},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4204343557357788},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41440650820732117},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29028230905532837},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23746055364608765},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23124203085899353},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.20397993922233582},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1916053593158722},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09851604700088501}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8721665143966675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446460127830505},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5940258502960205},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5346877574920654},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5111525654792786},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5055124759674072},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4770897328853607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45371943712234497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4500315189361572},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4348784387111664},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.42243972420692444},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4204343557357788},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41440650820732117},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29028230905532837},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23746055364608765},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23124203085899353},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.20397993922233582},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1916053593158722},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09851604700088501},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1555754.1555810","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.4299","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.4299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://static.googleusercontent.com/external_content/untrusted_dlcp/research.google.com/en/us/pubs/archive/35156.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.594.6591","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.594.6591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.kaist.ac.kr/~jjk12/papers/isca09_mc.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.650.198","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.650.198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://pages.cs.wisc.edu/~gibson/research/dabts-isca2009.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W38543604","https://openalex.org/W1501077214","https://openalex.org/W1556387124","https://openalex.org/W1558758677","https://openalex.org/W2004937484","https://openalex.org/W2050208282","https://openalex.org/W2054302810","https://openalex.org/W2095314640","https://openalex.org/W2098040113","https://openalex.org/W2099336065","https://openalex.org/W2101022290","https://openalex.org/W2102871765","https://openalex.org/W2103845095","https://openalex.org/W2104674486","https://openalex.org/W2117544540","https://openalex.org/W2122337686","https://openalex.org/W2123306627","https://openalex.org/W2125357468","https://openalex.org/W2130183852","https://openalex.org/W2143207886","https://openalex.org/W2144472425","https://openalex.org/W2153625096","https://openalex.org/W2162788247","https://openalex.org/W2162838417","https://openalex.org/W2188838890","https://openalex.org/W2462193902","https://openalex.org/W3113306529","https://openalex.org/W4236382111","https://openalex.org/W4240506049","https://openalex.org/W4241582122","https://openalex.org/W4254256063","https://openalex.org/W6633508399"],"related_works":["https://openalex.org/W773491645","https://openalex.org/W3008068282","https://openalex.org/W4285141256","https://openalex.org/W2185658074","https://openalex.org/W2019238062","https://openalex.org/W3049130895","https://openalex.org/W4285245242","https://openalex.org/W2090814603","https://openalex.org/W2065759842","https://openalex.org/W2003625913"],"abstract_inverted_index":{"In":[0,63],"the":[1,27,47,51,69,72,81,86,102,113],"near":[2],"term,":[3],"Moore's":[4],"law":[5],"will":[6],"continue":[7],"to":[8,45,119,126],"provide":[9],"an":[10,17,56],"increasing":[11,18],"number":[12,19,32],"of":[13,20,29,33,71,101,116],"transistors":[14],"and":[15,40,58,84,131,135],"therefore":[16],"on-chip":[21,52,82,117],"cores.":[22],"Limited":[23],"pin":[24],"bandwidth":[25],"prevents":[26],"integration":[28],"a":[30,107],"large":[31],"memory":[34,42,48,73,122],"controllers":[35,49,74],"on-chip.":[36],"With":[37],"many":[38],"cores,":[39],"few":[41],"controllers,":[43],"where":[44],"locate":[46],"in":[50,80,88,92],"interconnection":[53],"fabric":[54,83],"becomes":[55],"important":[57],"as":[59],"yet":[60],"unexplored":[61],"question.":[62],"this":[64],"paper":[65],"we":[66],"show":[67],"how":[68],"location":[70],"can":[75],"reduce":[76],"contention":[77],"(hot":[78],"spots)":[79],"lower":[85],"variance":[87],"reference":[89],"latency.":[90],"This":[91],"turn":[93],"provides":[94],"predictable":[95],"performance":[96],"for":[97],"memory-intensive":[98],"applications":[99],"regardless":[100],"processing":[103],"core":[104],"on":[105],"which":[106],"thread":[108],"is":[109],"scheduled.":[110],"We":[111],"explore":[112],"design":[114],"space":[115],"fabrics":[118],"find":[120],"optimal":[121],"controller":[123],"placement":[124],"relative":[125],"different":[127],"topologies":[128],"(i.e.":[129],"mesh":[130],"torus),":[132],"routing":[133],"algorithms,":[134],"workloads.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":14},{"year":2013,"cited_by_count":21},{"year":2012,"cited_by_count":12}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}