{"id":"https://openalex.org/W2118703320","doi":"https://doi.org/10.1145/1555754.1555801","title":"Scaling the bandwidth wall","display_name":"Scaling the bandwidth wall","publication_year":2009,"publication_date":"2009-06-20","ids":{"openalex":"https://openalex.org/W2118703320","doi":"https://doi.org/10.1145/1555754.1555801","mag":"2118703320"},"language":"en","primary_location":{"id":"doi:10.1145/1555754.1555801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039779856","display_name":"Brian Rogers","orcid":"https://orcid.org/0000-0002-3727-1504"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brian M. Rogers","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005287618","display_name":"Anil Krishna","orcid":"https://orcid.org/0000-0001-7248-0945"},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anil Krishna","raw_affiliation_strings":["IBM, Research Triangle Park, NC, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111971462","display_name":"Gordon B. Bell","orcid":null},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gordon B. Bell","raw_affiliation_strings":["IBM, Research Triangle Park, NC, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110439633","display_name":"Ken Vu","orcid":null},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Vu","raw_affiliation_strings":["IBM, Research Triangle Park, NC, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102888784","display_name":"Xiaowei Jiang","orcid":"https://orcid.org/0000-0002-3696-9249"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaowei Jiang","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061775189","display_name":"Yan Solihin","orcid":"https://orcid.org/0000-0002-8863-941X"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Solihin","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5039779856"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":17.1484,"has_fulltext":false,"cited_by_count":246,"citation_normalized_percentile":{"value":0.99358658,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"371","last_page":"382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.8019735217094421},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.768298864364624},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6966149806976318},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6358453631401062},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.534323513507843},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.529396653175354},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5200448036193848},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5135324597358704},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46616488695144653},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4604980945587158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3640846312046051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3493354618549347},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32656919956207275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19617649912834167},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15998640656471252},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14540287852287292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08590421080589294},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07671400904655457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06826302409172058}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.8019735217094421},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.768298864364624},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6966149806976318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6358453631401062},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.534323513507843},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.529396653175354},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5200448036193848},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5135324597358704},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46616488695144653},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4604980945587158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3640846312046051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3493354618549347},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32656919956207275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19617649912834167},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15998640656471252},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14540287852287292},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08590421080589294},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07671400904655457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06826302409172058},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1555754.1555801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","id":"https://metadata.un.org/sdg/15","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1513547380","https://openalex.org/W1976494130","https://openalex.org/W2020374794","https://openalex.org/W2028641195","https://openalex.org/W2076264849","https://openalex.org/W2079942837","https://openalex.org/W2100913437","https://openalex.org/W2120368896","https://openalex.org/W2121386169","https://openalex.org/W2121440282","https://openalex.org/W2130252115","https://openalex.org/W2135102985","https://openalex.org/W2140130374","https://openalex.org/W2141918093","https://openalex.org/W2143807959","https://openalex.org/W2144650313","https://openalex.org/W2145547293","https://openalex.org/W2145871983","https://openalex.org/W2147943147","https://openalex.org/W2155350341","https://openalex.org/W2165500483","https://openalex.org/W2169875292","https://openalex.org/W2251179013","https://openalex.org/W2399061103"],"related_works":["https://openalex.org/W2135248929","https://openalex.org/W2092690310","https://openalex.org/W1493624592","https://openalex.org/W3190662310","https://openalex.org/W2798440551","https://openalex.org/W1507878993","https://openalex.org/W176583869","https://openalex.org/W2137747828","https://openalex.org/W3048626977","https://openalex.org/W1998770415"],"abstract_inverted_index":{"As":[0],"transistor":[1],"density":[2],"continues":[3],"to":[4,12,24,39,43,72,94],"grow":[5,40],"at":[6],"an":[7],"exponential":[8],"rate":[9],"in":[10,47,56,81],"accordance":[11],"Moore's":[13],"law,":[14],"the":[15,26,44,48,96],"goal":[16],"for":[17],"many":[18],"Chip":[19],"Multi-Processor":[20],"(CMP)":[21],"systems":[22],"is":[23,37,85,92],"scale":[25],"number":[27,49],"of":[28,50,65],"on-chip":[29],"cores":[30],"proportionally.":[31],"Unfortunately,":[32],"off-chip":[33,66,77,83],"memory":[34],"bandwidth":[35,67,84,97],"capacity":[36],"projected":[38],"slowly":[41],"compared":[42],"desired":[45],"growth":[46],"cores.":[51],"This":[52],"creates":[53],"a":[54,62,87],"situation":[55,80],"which":[57,82],"each":[58],"core":[59],"will":[60],"have":[61],"decreasing":[63],"amount":[64],"that":[68],"it":[69],"can":[70],"use":[71],"load":[73],"its":[74],"data":[75],"from":[76],"memory.":[78],"The":[79],"becoming":[86],"performance":[88],"and":[89],"throughput":[90],"bottleneck":[91],"referred":[93],"as":[95],"wall":[98],"problem.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":21},{"year":2015,"cited_by_count":26},{"year":2014,"cited_by_count":29},{"year":2013,"cited_by_count":30},{"year":2012,"cited_by_count":16}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}