{"id":"https://openalex.org/W2151233837","doi":"https://doi.org/10.1145/1555754.1555779","title":"Reactive NUCA","display_name":"Reactive NUCA","publication_year":2009,"publication_date":"2009-06-20","ids":{"openalex":"https://openalex.org/W2151233837","doi":"https://doi.org/10.1145/1555754.1555779","mag":"2151233837"},"language":"en","primary_location":{"id":"doi:10.1145/1555754.1555779","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/140304","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077219627","display_name":"Nikos Hardavellas","orcid":"https://orcid.org/0000-0002-1137-8100"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nikos Hardavellas","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010051312","display_name":"Michael Ferdman","orcid":"https://orcid.org/0000-0001-5808-1040"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Michael Ferdman","raw_affiliation_strings":["Carnegie Mellon University and Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University and Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139","https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057697787","display_name":"Babak Falsafi","orcid":"https://orcid.org/0000-0001-5916-8068"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Babak Falsafi","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070907021","display_name":"Anastasia Ailamaki","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Anastasia Ailamaki","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL) and Carnegie Mellon University, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL) and Carnegie Mellon University, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077219627"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":35.6517,"has_fulltext":true,"cited_by_count":382,"citation_normalized_percentile":{"value":0.998486,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8136738538742065},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7475908994674683},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.580687403678894},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5739850997924805},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.569113552570343},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5108441710472107},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5062860250473022},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5047608613967896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46777740120887756},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.45901480317115784},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43534231185913086},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4307444989681244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4293777346611023},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4169948697090149},{"id":"https://openalex.org/keywords/replicate","display_name":"Replicate","score":0.4135763645172119},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3769755959510803},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.34661412239074707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2810131311416626},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10207691788673401},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09770545363426208}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8136738538742065},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7475908994674683},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.580687403678894},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5739850997924805},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.569113552570343},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5108441710472107},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5062860250473022},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5047608613967896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46777740120887756},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.45901480317115784},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43534231185913086},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4307444989681244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4293777346611023},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4169948697090149},{"id":"https://openalex.org/C2781162219","wikidata":"https://www.wikidata.org/wiki/Q26250693","display_name":"Replicate","level":2,"score":0.4135763645172119},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3769755959510803},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.34661412239074707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2810131311416626},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10207691788673401},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09770545363426208},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1555754.1555779","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:140304","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/41817","pdf_url":"http://infoscience.epfl.ch/record/140304","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:140304","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/41817","pdf_url":"http://infoscience.epfl.ch/record/140304","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1352671934","display_name":"ITR:  Cache-Resident Databases","funder_award_id":"0205544","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G1400605497","display_name":"Spatio-Temporal Memory Streaming","funder_award_id":"0702658","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4198845857","display_name":"CAREER: Bridging Databases and Computer Architecture: Optimizing DBMS for Deep Memory Hierarchies","funder_award_id":"0133686","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4505333258","display_name":"CAREER: Programming Interfaces and Hardware Designs for a Polymorphic Multicore Cache Architecture","funder_award_id":"0845157","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5810055917","display_name":"CSR--SMA: Fast and Accurate Simulation of Scalable Computer Systems","funder_award_id":"0509356","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7936520376","display_name":"III-COR: Staged Database Systems: Maximizing Locality through Service-based Data Management","funder_award_id":"0713409","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2151233837.pdf","grobid_xml":"https://content.openalex.org/works/W2151233837.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W1838662863","https://openalex.org/W1862469596","https://openalex.org/W1885534640","https://openalex.org/W1978187377","https://openalex.org/W1978659925","https://openalex.org/W1984520032","https://openalex.org/W2022740893","https://openalex.org/W2043275557","https://openalex.org/W2056254100","https://openalex.org/W2062189676","https://openalex.org/W2090249619","https://openalex.org/W2093036945","https://openalex.org/W2096864363","https://openalex.org/W2097150443","https://openalex.org/W2101181484","https://openalex.org/W2105900173","https://openalex.org/W2114133701","https://openalex.org/W2114421447","https://openalex.org/W2114995630","https://openalex.org/W2117324528","https://openalex.org/W2118068686","https://openalex.org/W2122764141","https://openalex.org/W2123184444","https://openalex.org/W2126372249","https://openalex.org/W2136466435","https://openalex.org/W2139239342","https://openalex.org/W2141686508","https://openalex.org/W2143515003","https://openalex.org/W2150054597","https://openalex.org/W2154396450","https://openalex.org/W2155350341","https://openalex.org/W2157134596","https://openalex.org/W2163554928","https://openalex.org/W2164979652","https://openalex.org/W2164988937","https://openalex.org/W2167290952","https://openalex.org/W2169150396","https://openalex.org/W2171164959","https://openalex.org/W2171238453","https://openalex.org/W2172190421","https://openalex.org/W2243416539","https://openalex.org/W2545380179","https://openalex.org/W2911669905","https://openalex.org/W2993084831","https://openalex.org/W3150612471","https://openalex.org/W3215692367","https://openalex.org/W4247913514","https://openalex.org/W4248800093","https://openalex.org/W4255387252"],"related_works":["https://openalex.org/W4304166325","https://openalex.org/W2290179447","https://openalex.org/W2091637093","https://openalex.org/W4238157485","https://openalex.org/W2121079948","https://openalex.org/W2148887883","https://openalex.org/W4243971234","https://openalex.org/W2008090428","https://openalex.org/W2243652835","https://openalex.org/W2394669314"],"abstract_inverted_index":{"Increases":[0],"in":[1],"on-chip":[2,20,52],"communication":[3,53],"delay":[4,54],"and":[5,12,41,97],"the":[6,16,19,37,47,50,80,88,92],"large":[7,27],"working":[8,28],"sets":[9,29],"of":[10,18,83,87],"server":[11],"scientific":[13],"workloads":[14],"complicate":[15],"design":[17,34],"last-level":[21],"cache":[22,33,39],"for":[23],"multicore":[24],"processors.":[25],"The":[26],"favor":[30],"a":[31,85],"shared":[32],"that":[35,58,100],"maximizes":[36],"aggregate":[38],"capacity":[40],"minimizes":[42],"off-chip":[43],"memory":[44],"requests.":[45],"At":[46],"same":[48],"time,":[49],"growing":[51],"favors":[55],"core-private":[56],"caches":[57],"replicate":[59],"data":[60,89],"to":[61,105,107],"minimize":[62],"delays":[63],"on":[64],"global":[65],"wires.":[66],"Recent":[67],"hybrid":[68],"proposals":[69],"offer":[70],"lower":[71],"average":[72],"latency":[73],"than":[74],"conventional":[75],"designs,":[76],"but":[77],"they":[78],"address":[79],"placement":[81],"requirements":[82],"only":[84],"subset":[86],"accessed":[90],"by":[91],"application,":[93],"require":[94],"complex":[95],"lookup":[96],"coherence":[98],"mechanisms":[99],"increase":[101],"latency,":[102],"or":[103],"fail":[104],"scale":[106],"high":[108],"core":[109],"counts.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":24},{"year":2016,"cited_by_count":37},{"year":2015,"cited_by_count":38},{"year":2014,"cited_by_count":43},{"year":2013,"cited_by_count":49},{"year":2012,"cited_by_count":46}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2016-06-24T00:00:00"}