{"id":"https://openalex.org/W2099828501","doi":"https://doi.org/10.1145/1555754.1555769","title":"Architectural core salvaging in a multi-core processor for hard-error tolerance","display_name":"Architectural core salvaging in a multi-core processor for hard-error tolerance","publication_year":2009,"publication_date":"2009-06-20","ids":{"openalex":"https://openalex.org/W2099828501","doi":"https://doi.org/10.1145/1555754.1555769","mag":"2099828501"},"language":"en","primary_location":{"id":"doi:10.1145/1555754.1555769","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072831199","display_name":"Michael D. Powell","orcid":"https://orcid.org/0000-0003-2881-1334"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael D. Powell","raw_affiliation_strings":["Intel Massachusetts, Hudson, MA, USA","Intel Massachusetts, Hudson, MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102628979","display_name":"Arijit Biswas","orcid":"https://orcid.org/0009-0009-3347-058X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Biswas","raw_affiliation_strings":["Intel Massachusetts, Hudson, MA, USA","Intel Massachusetts, Hudson, MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064330876","display_name":"Shantanu Gupta","orcid":"https://orcid.org/0000-0002-9931-1612"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Gupta","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109029907","display_name":"Shubhendu S. Mukherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shubhendu S. Mukherjee","raw_affiliation_strings":["Intel Massachusetts, Hudson, MA, USA","Intel Massachusetts, Hudson, MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Massachusetts, Hudson, MA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072831199"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":17.0695,"has_fulltext":false,"cited_by_count":120,"citation_normalized_percentile":{"value":0.99430003,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8777125477790833},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8288881778717041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7128384709358215},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6865684986114502},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6584814190864563},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6264645457267761},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5988798141479492},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.47591882944107056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46716201305389404},{"id":"https://openalex.org/keywords/hard-core","display_name":"Hard core","score":0.45138201117515564},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.4377223253250122},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3559744954109192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16583609580993652},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13098040223121643},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11572140455245972}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8777125477790833},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8288881778717041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7128384709358215},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6865684986114502},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6584814190864563},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6264645457267761},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5988798141479492},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.47591882944107056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46716201305389404},{"id":"https://openalex.org/C2993220905","wikidata":"https://www.wikidata.org/wiki/Q217908","display_name":"Hard core","level":2,"score":0.45138201117515564},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.4377223253250122},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3559744954109192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16583609580993652},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13098040223121643},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11572140455245972},{"id":"https://openalex.org/C121864883","wikidata":"https://www.wikidata.org/wiki/Q677916","display_name":"Statistical physics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1555754.1555769","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1555754.1555769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th annual international symposium on Computer architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.167.6822","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.167.6822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/%7Eshangupt/publications/powell-isca09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W65564217","https://openalex.org/W147650083","https://openalex.org/W1595368737","https://openalex.org/W2097117297","https://openalex.org/W2117141734","https://openalex.org/W2125067970","https://openalex.org/W2125890858","https://openalex.org/W2126696437","https://openalex.org/W2130016203","https://openalex.org/W2135123845","https://openalex.org/W2138248165","https://openalex.org/W2144382742","https://openalex.org/W2145207053","https://openalex.org/W2151845324","https://openalex.org/W2158441333","https://openalex.org/W2163890539","https://openalex.org/W2171662132","https://openalex.org/W2172278174","https://openalex.org/W2467092016","https://openalex.org/W2565508757","https://openalex.org/W4235837895","https://openalex.org/W4243134243","https://openalex.org/W6605987033"],"related_works":["https://openalex.org/W4255057712","https://openalex.org/W3017642087","https://openalex.org/W4251458280","https://openalex.org/W2512412909","https://openalex.org/W1547865754","https://openalex.org/W2126398188","https://openalex.org/W2116570023","https://openalex.org/W4210605172","https://openalex.org/W4245707462","https://openalex.org/W4248999141"],"abstract_inverted_index":{"The":[0],"incidence":[1],"of":[2,26,50,105,119,129],"hard":[3,27,65,106,123],"errors":[4,28,43,66,124],"in":[5,37,47,102,132],"CPUs":[6],"is":[7],"a":[8,31,76,97,127],"challenge":[9],"for":[10],"future":[11],"multicore":[12],"designs":[13],"due":[14,125],"to":[15,92,126],"increasing":[16],"total":[17],"core":[18,77,90,98,120],"area.":[19],"Even":[20],"if":[21],"the":[22,38,48,103,133],"location":[23],"and":[24,58,99,113],"nature":[25],"are":[29,61,78],"known":[30],"priori,":[32],"either":[33],"at":[34],"manufacture-time":[35],"or":[36,71],"field,":[39],"cores":[40],"with":[41,55],"such":[42],"must":[44],"be":[45],"disabled":[46],"absence":[49],"hard-error":[51],"tolerance.":[52],"While":[53],"caches,":[54],"their":[56],"regular":[57,81],"repetitive":[59],"structures,":[60],"easily":[62],"covered":[63],"against":[64,122],"by":[67],"providing":[68],"spare":[69,72],"arrays":[70],"lines,":[73],"structures":[74],"within":[75,96],"neither":[79],"as":[80,83],"nor":[82],"repetitive.":[84],"Previous":[85],"work":[86],"has":[87],"proposed":[88],"microarchitectural":[89,109],"salvaging":[91,110],"exploit":[93],"structural":[94],"redundancy":[95,131],"maintain":[100],"functionality":[101],"presence":[104],"errors.":[107],"Unfortunately":[108],"introduces":[111],"complexity":[112],"may":[114],"provide":[115],"only":[116],"limited":[117],"coverage":[118],"area":[121],"lack":[128],"natural":[130],"core.":[134]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":19},{"year":2012,"cited_by_count":15}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}