{"id":"https://openalex.org/W2022192276","doi":"https://doi.org/10.1145/1551609.1551625","title":"Investigating transactional memory performance on ccNUMA machines","display_name":"Investigating transactional memory performance on ccNUMA machines","publication_year":2009,"publication_date":"2009-06-09","ids":{"openalex":"https://openalex.org/W2022192276","doi":"https://doi.org/10.1145/1551609.1551625","mag":"2022192276"},"language":"en","primary_location":{"id":"doi:10.1145/1551609.1551625","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1551609.1551625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM international symposium on High performance distributed computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047778770","display_name":"Ruibo Wang","orcid":"https://orcid.org/0000-0001-7952-3784"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruibo Wang","raw_affiliation_strings":["National University of Defense Technology, Changsha, China","National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100625354","display_name":"Kai L\u00fc","orcid":"https://orcid.org/0000-0002-6378-7002"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kai Lu","raw_affiliation_strings":["National University of Defense Technology, Changsha, China","National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102809441","display_name":"Xicheng Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xicheng Lu","raw_affiliation_strings":["National University of Defense Technology, Changsha, China","National University of Defense, Technology, ChangSha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"National University of Defense, Technology, ChangSha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047778770"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":2.3999,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.89071564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8648408651351929},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8130754232406616},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.6062817573547363},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5945652723312378},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4898836016654968},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47611507773399353},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44991159439086914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4447574019432068},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43470945954322815},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4334760010242462},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4201608896255493},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41846877336502075},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4133337736129761},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.38695234060287476},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.36647748947143555},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.24105626344680786},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11623391509056091},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1135832667350769},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10148721933364868}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8648408651351929},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8130754232406616},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.6062817573547363},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5945652723312378},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4898836016654968},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47611507773399353},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44991159439086914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4447574019432068},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43470945954322815},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4334760010242462},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4201608896255493},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41846877336502075},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4133337736129761},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.38695234060287476},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.36647748947143555},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.24105626344680786},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11623391509056091},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1135832667350769},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10148721933364868},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1551609.1551625","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1551609.1551625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM international symposium on High performance distributed computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1542975293","https://openalex.org/W2003895614","https://openalex.org/W2008258200","https://openalex.org/W2107497336","https://openalex.org/W2108204150","https://openalex.org/W2149089882","https://openalex.org/W4242949098","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1598433531","https://openalex.org/W1974211070","https://openalex.org/W126098351","https://openalex.org/W4229967581","https://openalex.org/W2021929420","https://openalex.org/W4255537604","https://openalex.org/W1998129367","https://openalex.org/W2018761720","https://openalex.org/W4233816696","https://openalex.org/W1522128341"],"abstract_inverted_index":{"Most":[0],"Software":[1],"Transactional":[2],"Memory":[3,37],"(STM)":[4],"research":[5,16],"has":[6,17],"focused":[7],"on":[8,57],"multi-core":[9],"processors":[10],"and":[11,46],"small":[12],"SMP":[13,28,32,59],"machines;":[14],"limited":[15],"been":[18],"aimed":[19],"at":[20],"the":[21,24,42,47,69,75,79,85],"clusters,":[22],"leaving":[23],"area":[25],"of":[26,89],"big":[27,58],"machines":[29],"unexplored.":[30],"Big":[31],"machine":[33,60],"usually":[34],"use":[35],"Non-Uniform":[36],"Access":[38],"(NUMA)":[39],"to":[40,98],"unburden":[41],"overloading":[43],"between":[44],"CPUs":[45],"memory.":[48],"In":[49],"this":[50,103],"paper,":[51],"we":[52,92],"evaluate":[53],"several":[54],"STM":[55,80],"implementations":[56],"with":[61],"cache":[62],"coherent":[63],"NUMA":[64],"(ccNUMA)":[65],"architecture.":[66],"We":[67,82],"found":[68],"remote":[70],"memory":[71],"access":[72],"latency":[73],"is":[74],"key":[76],"factor":[77],"influencing":[78],"performance.":[81],"also":[83],"analyze":[84],"different":[86],"design":[87,96],"choices":[88],"STM.":[90],"Finally,":[91],"conclude":[93],"a":[94],"specific":[95],"choice":[97],"achieve":[99],"high":[100],"performance":[101],"in":[102],"domain.":[104]},"counts_by_year":[{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}