{"id":"https://openalex.org/W1992912817","doi":"https://doi.org/10.1145/1543753.1543757","title":"Tolerating process variations in large, set-associative caches","display_name":"Tolerating process variations in large, set-associative caches","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W1992912817","doi":"https://doi.org/10.1145/1543753.1543757","mag":"1992912817"},"language":"en","primary_location":{"id":"doi:10.1145/1543753.1543757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1543753.1543757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1543753.1543757","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1543753.1543757","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023989495","display_name":"Weng\u2010Fai Wong","orcid":"https://orcid.org/0000-0002-4281-2053"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Fai Wong","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Seagate Technology LLC","Seagate Technology, LLC"],"affiliations":[{"raw_affiliation_string":"Seagate Technology LLC","institution_ids":["https://openalex.org/I131787340"]},{"raw_affiliation_string":"Seagate Technology, LLC","institution_ids":["https://openalex.org/I131787340"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["Seagate Technology LLC","Seagate Technology, LLC"],"affiliations":[{"raw_affiliation_string":"Seagate Technology LLC","institution_ids":["https://openalex.org/I131787340"]},{"raw_affiliation_string":"Seagate Technology, LLC","institution_ids":["https://openalex.org/I131787340"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110204557"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":true,"cited_by_count":22,"citation_normalized_percentile":{"value":0.84969547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"6","issue":"2","first_page":"1","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8226350545883179},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7965720295906067},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7811329364776611},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7111194729804993},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5504079461097717},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5498063564300537},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.54289311170578},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5108711123466492},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5048757195472717},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.41868856549263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41458263993263245},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3297986388206482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19856998324394226},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1856716275215149},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06809058785438538},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06782189011573792}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8226350545883179},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7965720295906067},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7811329364776611},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7111194729804993},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5504079461097717},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5498063564300537},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.54289311170578},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5108711123466492},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5048757195472717},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.41868856549263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41458263993263245},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3297986388206482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19856998324394226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1856716275215149},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06809058785438538},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06782189011573792},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1543753.1543757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1543753.1543757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1543753.1543757","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/39880","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/39880","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1145/1543753.1543757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1543753.1543757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1543753.1543757","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1992912817.pdf","grobid_xml":"https://content.openalex.org/works/W1992912817.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1555915743","https://openalex.org/W1702767802","https://openalex.org/W2006589289","https://openalex.org/W2007395720","https://openalex.org/W2017539929","https://openalex.org/W2049158218","https://openalex.org/W2098446574","https://openalex.org/W2101056069","https://openalex.org/W2104509890","https://openalex.org/W2111026284","https://openalex.org/W2116400939","https://openalex.org/W2117648153","https://openalex.org/W2123009614","https://openalex.org/W2124465240","https://openalex.org/W2125169487","https://openalex.org/W2131667412","https://openalex.org/W2133877139","https://openalex.org/W2142718365","https://openalex.org/W2146018705","https://openalex.org/W2154941994","https://openalex.org/W2157024459","https://openalex.org/W2159874000","https://openalex.org/W2167540744","https://openalex.org/W2242217784","https://openalex.org/W2287488646","https://openalex.org/W2407599621","https://openalex.org/W4238002809","https://openalex.org/W4298064752"],"related_works":["https://openalex.org/W1571368810","https://openalex.org/W2379400621","https://openalex.org/W2506225776","https://openalex.org/W1616582327","https://openalex.org/W4239295894","https://openalex.org/W1484089092","https://openalex.org/W2083348328","https://openalex.org/W2157561359","https://openalex.org/W1579918296","https://openalex.org/W1992912817"],"abstract_inverted_index":{"One":[0],"important":[1,46],"trend":[2],"in":[3,10,88,104,120],"today's":[4],"microprocessor":[5],"architectures":[6],"is":[7,57,108,113,204],"the":[8,13,33,37,49,51,60,66,77,109,121,132,135,154,158,170,191,194],"increase":[9,32],"size":[11],"of":[12,36,48,54,65,98,134,143,157,173,193],"processor":[14],"caches.":[15,43],"These":[16],"caches":[17,84,166],"also":[18],"tend":[19],"to":[20,31,59,85,92,185,201,211],"be":[21],"set":[22,106],"associative.":[23],"As":[24,44],"technology":[25],"scales,":[26],"process":[27,93,174],"variations":[28,175],"are":[29,129],"expected":[30],"fault":[34],"rates":[35],"SRAM":[38,55,89],"cells":[39,56,90],"that":[40,80,163],"compose":[41],"such":[42],"an":[45],"component":[47],"processor,":[50],"parametric":[52],"yield":[53,64,149,209],"crucial":[58],"overall":[61],"performance":[62,177,182,207],"and":[63,178,197,208],"microchip.":[67],"In":[68,95],"this":[69],"article,":[70],"we":[71],"propose":[72],"a":[73,100,105,150],"microarchitectural":[74],"solution,":[75],"called":[76],"buddy":[78,195],"cache":[79,102,118,127,196],"permits":[81],"large,":[82],"set-associative":[83],"tolerate":[86],"faults":[87,133],"due":[91],"variations.":[94],"essence,":[96],"instead":[97,142],"disabling":[99],"faulty":[101,117],"block":[103,119,152],"(as":[107],"current":[110],"practice),":[111],"it":[112,203],"paired":[114],"with":[115,164],"another":[116],"same":[122],"set\u2014the":[123],"buddy.":[124],"Although":[125],"both":[126,205],"blocks":[128,137],"faulty,":[130],"if":[131],"two":[136,145,159],"do":[138],"not":[139],"overlap,":[140],"then":[141],"losing":[144],"blocks,":[146],"buddying":[147],"will":[148,189],"functional":[151],"from":[153],"nonfaulty":[155],"portions":[156],"blocks.":[160],"We":[161,188],"found":[162],"buddying,":[165],"can":[167],"better":[168],"mitigate":[169],"negative":[171],"impacts":[172],"on":[176],"yield,":[179],"gracefully":[180],"downgrading":[181],"as":[183,200],"opposed":[184],"catastrophic":[186],"failure.":[187],"describe":[190],"details":[192],"give":[198],"insights":[199],"why":[202],"more":[206],"resilient":[210],"faults.":[212]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}