{"id":"https://openalex.org/W1973785406","doi":"https://doi.org/10.1145/1542275.1542334","title":"Limited early value communication to improve performance of transactional memory","display_name":"Limited early value communication to improve performance of transactional memory","publication_year":2009,"publication_date":"2009-06-08","ids":{"openalex":"https://openalex.org/W1973785406","doi":"https://doi.org/10.1145/1542275.1542334","mag":"1973785406"},"language":"en","primary_location":{"id":"doi:10.1145/1542275.1542334","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1542275.1542334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052048255","display_name":"Salil Mohan Pant","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Salil M. Pant","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019655317","display_name":"Gregory T. Byrd","orcid":"https://orcid.org/0000-0003-3647-8738"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory T. Byrd","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052048255"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":3.7713,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.93372686,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"421","last_page":"429"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8677489161491394},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8608590960502625},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7554629445075989},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5879678130149841},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5508060455322266},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5236515998840332},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4943075180053711},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4584145247936249},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.45113736391067505},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4474671483039856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3425478935241699},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33479565382003784},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.13595694303512573},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11380839347839355},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1116708517074585}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8677489161491394},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8608590960502625},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7554629445075989},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5879678130149841},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5508060455322266},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5236515998840332},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4943075180053711},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4584145247936249},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.45113736391067505},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4474671483039856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3425478935241699},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33479565382003784},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.13595694303512573},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11380839347839355},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1116708517074585},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1542275.1542334","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1542275.1542334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1902394610","https://openalex.org/W1969885689","https://openalex.org/W2001738739","https://openalex.org/W2032204694","https://openalex.org/W2055100610","https://openalex.org/W2057769886","https://openalex.org/W2080846184","https://openalex.org/W2105055683","https://openalex.org/W2105772643","https://openalex.org/W2107150212","https://openalex.org/W2113751407","https://openalex.org/W2118329536","https://openalex.org/W2120635877","https://openalex.org/W2149473197","https://openalex.org/W2163654949","https://openalex.org/W2164264749","https://openalex.org/W3147996988","https://openalex.org/W4234669639","https://openalex.org/W4234703016","https://openalex.org/W4236140985","https://openalex.org/W4236957397"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2119246493","https://openalex.org/W1969885689","https://openalex.org/W3012895752","https://openalex.org/W4250245788","https://openalex.org/W8691679","https://openalex.org/W2106198180","https://openalex.org/W2038910711","https://openalex.org/W2337418885","https://openalex.org/W4207012101"],"abstract_inverted_index":{"Parallel":[0],"programming":[1,28],"is":[2],"receiving":[3],"renewed":[4],"attention":[5],"with":[6],"the":[7,19,84],"advent":[8],"of":[9,52],"multi-core":[10],"CPU":[11],"architectures.":[12],"The":[13],"Transactional":[14],"Memory":[15],"(TM)":[16],"paradigm":[17],"has":[18,36,59],"potential":[20],"to":[21,30,71,83],"provide":[22],"good":[23],"speedup":[24],"and":[25,86,90],"make":[26],"parallel":[27],"easier":[29],"adopt.":[31],"Under":[32],"low":[33],"contention,":[34,50],"it":[35],"been":[37],"shown":[38,60],"that":[39,61],"TM":[40,53],"programs":[41,54],"can":[42,55,63],"outperform":[43],"standard":[44],"lock-based":[45],"programs.":[46],"However,":[47],"under":[48,74],"high":[49,75],"performance":[51,73],"degrade.":[56],"Previous":[57],"work":[58],"we":[62],"use":[64],"either":[65],"data":[66],"forwarding":[67],"or":[68],"value":[69],"prediction":[70],"improve":[72],"contention.":[76],"Both":[77],"these":[78],"techniques":[79],"demand":[80],"significant":[81],"changes":[82],"architecture":[85],"coherence":[87],"protocol":[88],"above":[89],"beyond":[91],"those":[92],"required":[93],"by":[94],"TM.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}