{"id":"https://openalex.org/W2126814059","doi":"https://doi.org/10.1145/1534916.1534924","title":"WireMap","display_name":"WireMap","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2126814059","doi":"https://doi.org/10.1145/1534916.1534924","mag":"2126814059"},"language":"en","primary_location":{"id":"doi:10.1145/1534916.1534924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1534916.1534924","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017420100","display_name":"Stephen Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Jang","raw_affiliation_strings":["Xilinx Inc","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054152675","display_name":"Billy Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Billy Chan","raw_affiliation_strings":["Xilinx Inc","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074083231","display_name":"Kevin Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Chung","raw_affiliation_strings":["Xilinx Inc","Xilinx Inc.,"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc.,","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of California, Berkeley"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017420100"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":3.2898,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.92300057,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"2","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7171825170516968},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7062792778015137},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6998521089553833},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6126037240028381},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5795342922210693},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5578596591949463},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5113314986228943},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43243247270584106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.412244975566864},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3694266080856323},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20804691314697266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20065173506736755},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09523770213127136},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07747876644134521}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7171825170516968},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7062792778015137},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6998521089553833},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6126037240028381},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5795342922210693},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5578596591949463},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5113314986228943},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43243247270584106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.412244975566864},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3694266080856323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20804691314697266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20065173506736755},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09523770213127136},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07747876644134521},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1534916.1534924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1534916.1534924","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1578592046","https://openalex.org/W1905608265","https://openalex.org/W1985457698","https://openalex.org/W2025617772","https://openalex.org/W2063770779","https://openalex.org/W2096466247","https://openalex.org/W2100465945","https://openalex.org/W2100955320","https://openalex.org/W2105715355","https://openalex.org/W2129147175","https://openalex.org/W2150787480","https://openalex.org/W2151236218","https://openalex.org/W2154275811","https://openalex.org/W2155033206","https://openalex.org/W2161531333","https://openalex.org/W4240753366","https://openalex.org/W4240866746","https://openalex.org/W4254156796","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W972276598","https://openalex.org/W2087343574","https://openalex.org/W4246352526","https://openalex.org/W2121910908"],"abstract_inverted_index":{"This":[0,99],"article":[1],"presents":[2],"a":[3,20,84,92,118,172],"new":[4],"technology":[5,67],"mapper,":[6],"WireMap.":[7],"The":[8,23,165],"mapper":[9],"uses":[10],"an":[11,77,145,150],"edge":[12,52,127],"flow":[13],"heuristic":[14,24],"to":[15,32,65,76,109,211,224],"improve":[16],"the":[17,28,34,50,72,81,104,126,136,159,178,198,219],"routability":[18],"of":[19,37,54,120,148,153,155,167,180],"mapped":[21],"design.":[22],"is":[25,56,101,129,138],"applied":[26,102],"during":[27],"iterative":[29],"mapping":[30],"optimization":[31],"reduce":[33],"total":[35,82,132,160],"number":[36,152],"pin-to-pin":[38],"connections":[39],"(or":[40],"edges).":[41],"On":[42],"academic":[43,207],"benchmark":[44],"(ISCAS,":[45],"MCNC,":[46],"and":[47,61,70,91,163,169,183,195],"ITC":[48],"designs),":[49],"average":[51,151],"reduction":[53,79,86,94,128],"9.3%":[55],"achieved":[57],"while":[58,131,177],"maintaining":[59],"depth":[60],"LUT":[62,161,200],"count":[63,162],"compared":[64],"state-of-the-art":[66],"mapping.":[68],"Placing":[69],"routing":[71],"resulting":[73],"netlists":[74],"leads":[75,210,223],"8.5%":[78],"in":[80,87,95,103,135,171,203],"wirelength,":[83],"6.0%":[85],"minimum":[88],"channel":[89],"width,":[90],"2.3%":[93],"critical":[96],"path":[97],"delay.":[98],"technique":[100],"Xilinx":[105],"ISE":[106],"Design":[107],"tool":[108],"evaluate":[110],"its":[111],"effect":[112],"on":[113],"industrial":[114,220],"Virtex5":[115,228],"circuits.":[116],"In":[117],"set":[119],"20":[121],"large":[122],"designs,":[123,221],"we":[124],"find":[125],"6.8%":[130],"wirelength":[133],"measured":[134],"placer":[137],"reduced":[139],"by":[140],"3.6%.":[141],"Applying":[142],"WireMap":[143,209,222],"has":[144],"additional":[146],"advantage":[147],"reducing":[149],"inputs":[154],"LUTs":[156,189,215],"without":[157],"increasing":[158],"depth.":[164],"percentages":[166,179],"5-":[168],"6-LUTs":[170],"typical":[173],"design":[174],"are":[175,185],"reduced,":[176],"2-,":[181],"3-,":[182],"4-LUTs":[184],"increased.":[186],"These":[187],"smaller":[188],"can":[190],"be":[191],"merged":[192],"into":[193],"pairs":[194],"implemented":[196],"using":[197],"dual-output":[199,214,227],"structure":[201],"found":[202],"commercial":[204],"FPGAs.":[205],"For":[206,218],"benchmarks,":[208],"9.4%":[212],"fewer":[213,226],"after":[216],"merging.":[217],"6.3%":[225],"LUTs.":[229]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}