{"id":"https://openalex.org/W2002920847","doi":"https://doi.org/10.1145/1534916.1534921","title":"Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits","display_name":"Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2002920847","doi":"https://doi.org/10.1145/1534916.1534921","mag":"2002920847"},"language":"en","primary_location":{"id":"doi:10.1145/1534916.1534921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1534916.1534921","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078405996","display_name":"G. Seetharaman","orcid":"https://orcid.org/0000-0001-7764-0661"},"institutions":[{"id":"https://openalex.org/I4210146410","display_name":"Science Oxford","ror":"https://ror.org/04j8yhy50","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210146410"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"G. Seetharaman","raw_affiliation_strings":["Oxford Engineering College"],"affiliations":[{"raw_affiliation_string":"Oxford Engineering College","institution_ids":["https://openalex.org/I4210146410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018233463","display_name":"B. Venkataramani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Venkataramani","raw_affiliation_strings":["National Institute of Technology"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078405996"],"corresponding_institution_ids":["https://openalex.org/I4210146410"],"apc_list":null,"apc_paid":null,"fwci":1.7139,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8341381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":"2","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7470861673355103},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6627078056335449},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.578986644744873},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4614793658256531},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4528180658817291},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.371943861246109},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3706955909729004},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3316080570220947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3307453691959381},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16534671187400818},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1106376051902771}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7470861673355103},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6627078056335449},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.578986644744873},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4614793658256531},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4528180658817291},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.371943861246109},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3706955909729004},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3316080570220947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3307453691959381},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16534671187400818},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1106376051902771}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1534916.1534921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1534916.1534921","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W365576336","https://openalex.org/W647071525","https://openalex.org/W1503581103","https://openalex.org/W1603444000","https://openalex.org/W1985956780","https://openalex.org/W2034576414","https://openalex.org/W2044829853","https://openalex.org/W2097720613","https://openalex.org/W2109321342","https://openalex.org/W2113521968","https://openalex.org/W2115452265","https://openalex.org/W2139807638","https://openalex.org/W2143310750","https://openalex.org/W2165439085","https://openalex.org/W2329992686","https://openalex.org/W2527193322","https://openalex.org/W3143682290","https://openalex.org/W4249501917"],"related_works":["https://openalex.org/W1543472933","https://openalex.org/W2059076183","https://openalex.org/W1988942013","https://openalex.org/W166695778","https://openalex.org/W2117827321","https://openalex.org/W1826256640","https://openalex.org/W2110218005","https://openalex.org/W235882075","https://openalex.org/W1994265547","https://openalex.org/W2087838342"],"abstract_inverted_index":{"Operating":[0],"frequencies":[1],"of":[2,42,90,106,113,132,137,176,179,194,198],"combinational":[3],"logic":[4,169,190],"circuits":[5,62,92,109,121,128,148,161,182],"can":[6],"be":[7],"increased":[8],"using":[9,44,53],"Wave-Pipelining":[10],"(WP),":[11],"by":[12,40,65,110,129],"adjusting":[13],"the":[14,54,61,91,94,104,107,126,135,152,155,174,177,180,189,195],"clock":[15,18],"periods":[16],"and":[17,26,36,50,71,76,96,141,146,166],"skews.":[19],"In":[20],"this":[21,34,199],"article,":[22],"Built-In":[23],"Self-Test":[24],"(BIST)":[25],"System-on-Chip":[27],"(SOC)":[28],"approaches":[29],"are":[30,38,63,86,149],"proposed":[31,101],"for":[32,88,160,167],"automating":[33],"adjustment":[35],"they":[37],"evaluated":[39],"implementation":[41,89],"filters":[43],"a":[45,111,130],"Distributed":[46],"Arithmetic":[47],"Algorithm":[48],"(DAA)":[49],"sinewave":[51],"generator":[52],"COordinate":[55],"Rotation":[56],"DIgital":[57],"Computer":[58],"(CORDIC).":[59],"Both":[60],"studied":[64],"adopting":[66],"three":[67],"schemes:":[68],"wave-pipelining,":[69],"pipelining,":[70],"nonpipelining.":[72],"Xilinx":[73],"Spartan":[74],"II":[75,79,83],"Altera":[77],"Cyclone":[78],"FPGAs":[80],"with":[81,93,162,183],"Nios":[82],"soft-core":[84],"processor":[85],"used":[87],"BIST":[95],"SOC":[97],"approaches,":[98],"respectively.":[99],"The":[100,119,171],"schemes":[102],"increase":[103,138],"speed":[105,124],"WP":[108,127,147,181],"factor":[112,131],"1.19--2.6":[114],"compared":[115],"to":[116,185],"nonpipelined":[117],"circuits.":[118],"pipelined":[120,145],"achieve":[122],"higher":[123,163],"than":[125],"1.13--3.27":[133],"at":[134,151],"cost":[136],"in":[139],"area":[140],"power.":[142],"When":[143],"both":[144],"operated":[150],"same":[153],"frequency,":[154],"former":[156],"dissipates":[157],"more":[158],"power":[159,186],"word":[164],"sizes":[165],"moderate":[168],"depths.":[170],"observation":[172],"regarding":[173],"dependence":[175],"superiority":[178],"regard":[184],"dissipation":[187],"on":[188],"depth":[191],"is":[192],"one":[193],"major":[196],"contributions":[197],"article.":[200]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}