{"id":"https://openalex.org/W2143584365","doi":"https://doi.org/10.1145/1531542.1531659","title":"A power-effective scan architecture using scan flip-flops clustering and post-generation filling","display_name":"A power-effective scan architecture using scan flip-flops clustering and post-generation filling","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2143584365","doi":"https://doi.org/10.1145/1531542.1531659","mag":"2143584365"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531659","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100601934","display_name":"Zhen Chen","orcid":"https://orcid.org/0000-0001-5503-2630"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhen Chen","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100748284","display_name":"Dong Xiang","orcid":"https://orcid.org/0000-0003-4788-511X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Xiang","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048268681","display_name":"Boxue Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Boxue Yin","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100601934"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15974346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9082938432693481},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8174693584442139},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.711054801940918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5921498537063599},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5854129791259766},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5566288232803345},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4340819716453552},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.425855427980423},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.414179265499115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3353610634803772},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32363975048065186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2385590374469757},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15400314331054688},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.1351611614227295},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12688148021697998},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.093841552734375},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08359324932098389},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.06925368309020996}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9082938432693481},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8174693584442139},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.711054801940918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5921498537063599},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5854129791259766},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5566288232803345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4340819716453552},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.425855427980423},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.414179265499115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3353610634803772},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32363975048065186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2385590374469757},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15400314331054688},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.1351611614227295},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12688148021697998},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.093841552734375},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08359324932098389},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.06925368309020996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531659","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1557977552","https://openalex.org/W1594216069","https://openalex.org/W1966348745","https://openalex.org/W2001352955","https://openalex.org/W2058549720","https://openalex.org/W2080510479","https://openalex.org/W2110232289","https://openalex.org/W2118966417","https://openalex.org/W2122643352","https://openalex.org/W2129124567","https://openalex.org/W2133456190","https://openalex.org/W2136680550","https://openalex.org/W2137427575","https://openalex.org/W2139234345","https://openalex.org/W2160843080","https://openalex.org/W2166163625","https://openalex.org/W2168247232","https://openalex.org/W2169839635","https://openalex.org/W4231670536"],"related_works":["https://openalex.org/W1974621628","https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2262031297","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2143881398","https://openalex.org/W2073042086","https://openalex.org/W2789883751"],"abstract_inverted_index":{"In":[0,25],"this":[1,26],"paper,":[2],"we":[3,100],"propose":[4],"a":[5,108],"novel":[6],"way":[7],"to":[8,46,63,131,165],"save":[9,47,64],"test":[10,134,142],"power,":[11,49],"using":[12],"the":[13,51,69,75,88,117,141,166],"DFT":[14],"based":[15],"technique":[16],"as":[17,23,128],"basic":[18],"method":[19,130],"and":[20,50,154],"post-generation":[21],"filling":[22,124],"complementary.":[24],"architecture,":[27],"two":[28,44,73,81],"methods":[29],"of":[30,57,111,152,159],"clustering":[31,40,54],"flip-flops":[32,42,56,71,93],"into":[33,43,60,72,80,97],"scan":[34,41,55,61,70,112,122],"chains":[35,62,113],"are":[36,114],"presented.":[37],"One":[38],"is":[39,53,78,126],"parts":[45],"capture":[48,76,89],"other":[52,121],"each":[58],"part":[59,110],"shift":[65],"power.":[66,90,135],"By":[67,91],"partitioning":[68,92],"parts,":[74],"operation":[77],"cut":[79],"sequential":[82],"steps,":[83],"which":[84],"can":[85,101,138,161],"effectively":[86,139],"reduce":[87,133,140],"with":[94],"common":[95],"successors":[96],"one":[98,106],"chain,":[99],"make":[102],"sure":[103],"that,":[104],"only":[105],"or":[107],"small":[109],"active":[115],"during":[116],"shifting":[118],"phase.":[119],"For":[120],"chains,":[123],"strategy":[125],"used":[127],"complementary":[129],"further":[132],"This":[136],"architecture":[137],"time":[143],"too.":[144],"Experimental":[145],"results":[146],"show":[147],"that":[148],"average":[149,155],"power":[150,157],"reduction":[151,158],"91.81%":[153],"peak":[156],"49.35%":[160],"be":[162],"achieved,":[163],"comparing":[164],"ordinary":[167],"full-scan":[168],"architecture.":[169]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}