{"id":"https://openalex.org/W2138792662","doi":"https://doi.org/10.1145/1531542.1531641","title":"A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data path for multi-precision arithmetic","display_name":"A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data path for multi-precision arithmetic","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2138792662","doi":"https://doi.org/10.1145/1531542.1531641","mag":"2138792662"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531641","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109104631","display_name":"Sohan Purohit","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sohan Purohit","raw_affiliation_strings":["University of Massachusetts, Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079257666","display_name":"Sai Rahul Chalamalasetti","orcid":"https://orcid.org/0000-0001-9004-440X"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Rahul Chalamalasetti","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15604421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"433","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8327327966690063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7416983246803284},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6282069683074951},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6028562188148499},{"id":"https://openalex.org/keywords/arbitrary-precision-arithmetic","display_name":"Arbitrary-precision arithmetic","score":0.577779233455658},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5715692639350891},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5643765926361084},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5539459586143494},{"id":"https://openalex.org/keywords/saturation-arithmetic","display_name":"Saturation arithmetic","score":0.5058812499046326},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.47455722093582153},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4599769115447998},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.45675334334373474},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3791736364364624},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19365200400352478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16469141840934753},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13230890035629272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09955108165740967},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.09004038572311401},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08868762850761414}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8327327966690063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7416983246803284},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6282069683074951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6028562188148499},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.577779233455658},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5715692639350891},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5643765926361084},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5539459586143494},{"id":"https://openalex.org/C182775192","wikidata":"https://www.wikidata.org/wiki/Q913725","display_name":"Saturation arithmetic","level":3,"score":0.5058812499046326},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.47455722093582153},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4599769115447998},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.45675334334373474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3791736364364624},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19365200400352478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16469141840934753},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13230890035629272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09955108165740967},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.09004038572311401},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08868762850761414},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531641","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1557690009","https://openalex.org/W1996836918","https://openalex.org/W2056407873","https://openalex.org/W2122181624","https://openalex.org/W2146952974","https://openalex.org/W2157024459","https://openalex.org/W3103339143","https://openalex.org/W4237276539","https://openalex.org/W4242790591"],"related_works":["https://openalex.org/W1675009181","https://openalex.org/W2116803521","https://openalex.org/W2752588380","https://openalex.org/W2363539709","https://openalex.org/W1977231030","https://openalex.org/W2043346779","https://openalex.org/W2042168462","https://openalex.org/W228100977","https://openalex.org/W2785487986","https://openalex.org/W2797902698"],"abstract_inverted_index":{"Coarse":[0],"grained":[1],"arithmetic":[2,41,135],"and":[3,21,38,42],"logic":[4,43],"units":[5,12],"have":[6],"long":[7],"been":[8],"the":[9,19,53,113,138,142],"primary":[10],"computational":[11],"for":[13,35,131],"media":[14],"processing.":[15],"This":[16],"paper":[17],"presents":[18],"organization":[20],"VLSI":[22],"implementation":[23],"of":[24,47,86,115],"a":[25,83],"new":[26],"8bit,":[27],"Single":[28],"Instruction":[29],"Multiple":[30],"Data":[31],"(SIMD)":[32],"compatible":[33],"ALU":[34,140],"fast,":[36],"area":[37],"power":[39,84,94,125],"efficient":[40],"operations.":[44],"An":[45],"array":[46,64,105],"8":[48],"such":[49],"units,":[50,120],"along":[51],"with":[52,82],"interconnect":[54],"network":[55],"to":[56,108],"perform":[57],"16":[58,117],"bit":[59,118],"multiplication":[60,119],"is":[61,106,146],"shown.":[62,147],"The":[63,88,104],"was":[65],"custom":[66],"implemented":[67],"in":[68],"IBM":[69],"0.13":[70],"CMOS":[71],"process.":[72],"Post":[73],"layout":[74],"simulation":[75],"results":[76],"show":[77],"cell":[78,90],"operation":[79],"at":[80],"1.02GHz":[81],"consumption":[85],"1.34mW.":[87],"proposed":[89,139],"consumes":[91],"22-52%":[92],"less":[93],"than":[95],"competing":[96],"architectures,":[97],"while":[98,121],"providing":[99,123],"GHz":[100],"range":[101],"operating":[102],"speeds.":[103],"found":[107],"provide":[109],"almost":[110],"6":[111],"times":[112],"performance":[114],"dedicated":[116],"still":[122],"60%":[124],"improvement.":[126],"A":[127],"generalized":[128],"mapping":[129],"scheme":[130],"implementing":[132],"higher":[133],"precision":[134],"operations":[136],"using":[137],"as":[141],"basic":[143],"building":[144],"block":[145]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}