{"id":"https://openalex.org/W2098560154","doi":"https://doi.org/10.1145/1531542.1531623","title":"Robust window-based multi-node technology-independent logic minimization","display_name":"Robust window-based multi-node technology-independent logic minimization","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2098560154","doi":"https://doi.org/10.1145/1531542.1531623","mag":"2098560154"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531623","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012987722","display_name":"Jeff L. Cobb","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff L. Cobb","raw_affiliation_strings":["Texas Instruments Inc., Stafford, TX, USA","[Texas Instruments Inc., Stafford, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Inc., Stafford, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Texas Instruments Inc., Stafford, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012099201","display_name":"Kanupriya Gulati","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kanupriya Gulati","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Texas A&M University, College Statuib, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Statuib, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14260592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7503412961959839},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.7074431777000427},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6784565448760986},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.663598895072937},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6234012842178345},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6215949654579163},{"id":"https://openalex.org/keywords/boolean-network","display_name":"Boolean network","score":0.5636927485466003},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.5572079420089722},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5287252068519592},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.48605209589004517},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46413251757621765},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.45114561915397644},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4287848174571991},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41834506392478943},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40564417839050293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7503412961959839},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.7074431777000427},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6784565448760986},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.663598895072937},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6234012842178345},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6215949654579163},{"id":"https://openalex.org/C134444547","wikidata":"https://www.wikidata.org/wiki/Q585230","display_name":"Boolean network","level":3,"score":0.5636927485466003},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.5572079420089722},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5287252068519592},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.48605209589004517},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46413251757621765},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.45114561915397644},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4287848174571991},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41834506392478943},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40564417839050293},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531623","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1564947547","https://openalex.org/W1566041312","https://openalex.org/W1578592046","https://openalex.org/W1735534262","https://openalex.org/W1797398192","https://openalex.org/W2001175947","https://openalex.org/W2024146094","https://openalex.org/W2036887642","https://openalex.org/W2071529508","https://openalex.org/W2080267935","https://openalex.org/W2098667711","https://openalex.org/W2100909996","https://openalex.org/W2105761964","https://openalex.org/W2105972436","https://openalex.org/W2106950603","https://openalex.org/W2114627531","https://openalex.org/W2117633725","https://openalex.org/W2130349975","https://openalex.org/W2139106414","https://openalex.org/W2139223470","https://openalex.org/W2154291650","https://openalex.org/W2156931086","https://openalex.org/W2157591717","https://openalex.org/W2159658760","https://openalex.org/W2170345039","https://openalex.org/W2536123300","https://openalex.org/W4231870368","https://openalex.org/W6634511608","https://openalex.org/W6659806992","https://openalex.org/W6676169014","https://openalex.org/W6682703628","https://openalex.org/W6903348357"],"related_works":["https://openalex.org/W83199760","https://openalex.org/W2735569833","https://openalex.org/W4231391991","https://openalex.org/W2117179527","https://openalex.org/W4388918472","https://openalex.org/W2149869214","https://openalex.org/W2995617542","https://openalex.org/W1991822629","https://openalex.org/W2132980130","https://openalex.org/W4243221174"],"abstract_inverted_index":{"Multi-node":[0],"optimization":[1,24],"using":[2,25],"Boolean":[3,21,59],"relations":[4],"is":[5],"a":[6,26,41,53],"powerful":[7],"approach":[8,47],"for":[9,56,78],"network":[10],"minimization.":[11],"In":[12,33],"this":[13],"paper,":[14],"we":[15,35,62,74],"present":[16],"an":[17],"algorithm":[18],"to":[19,83],"perform":[20,63],"relation-based":[22],"multi-node":[23],"robust,":[27],"fast":[28],"and":[29],"memory":[30,70],"efficient":[31],"algorithm.":[32],"particular,":[34],"simultaneously":[36],"optimize":[37],"two":[38],"nodes":[39],"at":[40],"time.":[42],"The":[43],"robustness":[44],"of":[45,52],"our":[46],"arises":[48],"from":[49],"the":[50,67,80],"use":[51],"window-based":[54],"technique":[55],"computing":[57],"these":[58],"relations.":[60],"Secondly,":[61],"early":[64],"quantification":[65],"during":[66],"computation,":[68],"keeping":[69],"utilization":[71],"low.":[72],"Finally,":[73],"employ":[75],"smart":[76],"heuristics":[77],"selecting":[79],"node":[81],"pair":[82],"be":[84],"optimized":[85],"simultaneously.":[86]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}