{"id":"https://openalex.org/W2104548439","doi":"https://doi.org/10.1145/1531542.1531602","title":"Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems","display_name":"Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2104548439","doi":"https://doi.org/10.1145/1531542.1531602","mag":"2104548439"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100731725","display_name":"Qi Wu","orcid":"https://orcid.org/0000-0003-0342-9366"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qi Wu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013938273","display_name":"Jian-Qiang L\u00fc","orcid":"https://orcid.org/0000-0001-9209-3811"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian-Qiang Lu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006982370","display_name":"K. Rose","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Rose","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378782","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0002-3481-6062"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3052,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64088417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"245","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8397434949874878},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.7843579053878784},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.699458122253418},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6381564140319824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6116549968719482},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5362040400505066},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4830068349838257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45699259638786316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45315006375312805},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37661081552505493},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32384103536605835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29320523142814636},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11113846302032471},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.0983823835849762}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8397434949874878},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.7843579053878784},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.699458122253418},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6381564140319824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6116549968719482},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5362040400505066},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4830068349838257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45699259638786316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45315006375312805},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37661081552505493},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32384103536605835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29320523142814636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11113846302032471},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0983823835849762}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W153321780","https://openalex.org/W1546169179","https://openalex.org/W1983096721","https://openalex.org/W2034879482","https://openalex.org/W2043548604","https://openalex.org/W2046574526","https://openalex.org/W2117816012","https://openalex.org/W2122636510","https://openalex.org/W2127807526","https://openalex.org/W2131413854","https://openalex.org/W2137893918","https://openalex.org/W2143807959","https://openalex.org/W2476075474","https://openalex.org/W3139689176","https://openalex.org/W3142047130","https://openalex.org/W3150625878","https://openalex.org/W4211113724","https://openalex.org/W4292169167","https://openalex.org/W4301349926"],"related_works":["https://openalex.org/W2115156230","https://openalex.org/W1600789903","https://openalex.org/W1849148950","https://openalex.org/W1968306380","https://openalex.org/W2103363348","https://openalex.org/W1548863870","https://openalex.org/W2100922303","https://openalex.org/W2104923609","https://openalex.org/W2358656347","https://openalex.org/W2765575426"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"integration":[2],"of":[3,79,86],"a":[4,18,98],"single":[5],"high":[6],"performance":[7],"microprocessor":[8],"die":[9],"and":[10,108,112,124],"multiple":[11],"DRAM":[12,60,80],"dies":[13,61],"has":[14],"been":[15],"considered":[16],"as":[17],"viable":[19],"option":[20],"to":[21,36,56,62,81,119],"tackle":[22],"the":[23,67,74,83,91,122],"looming":[24],"memory":[25],"wall":[26],"problem.":[27],"Meanwhile,":[28],"on-chip":[29],"decoupling":[30,64,87,101],"capacitors":[31,65],"are":[32,116],"becoming":[33],"increasingly":[34],"important":[35],"ensure":[37],"power":[38],"delivery":[39],"integrity,":[40],"particularly":[41],"for":[42,66],"high-performance":[43],"integrated":[44,50],"circuits.":[45],"Targeting":[46],"at":[47],"3D":[48,58],"processor-DRAM":[49],"computing":[51],"systems,":[52],"this":[53],"paper":[54],"proposes":[55],"use":[57],"stacked":[59],"provide":[63],"processor":[68,92],"die.":[69,93],"This":[70],"can":[71],"well":[72],"leverage":[73],"superior":[75],"capacitor":[76,88,102],"fabrication":[77],"ability":[78],"eliminate":[82],"area":[84],"penalty":[85],"insertion":[89],"on":[90],"For":[94],"its":[95],"practical":[96],"implementation,":[97],"simple":[99],"uniform":[100],"network":[103],"design":[104,127],"strategy":[105],"is":[106],"presented,":[107],"circuit":[109],"SPICE":[110],"simulations":[111,115],"computer":[113],"system":[114],"carried":[117],"out":[118],"quantitatively":[120],"demonstrate":[121],"effectiveness":[123],"illustrate":[125],"various":[126],"trade-offs.":[128]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}