{"id":"https://openalex.org/W2121182630","doi":"https://doi.org/10.1145/1531542.1531600","title":"Varicap threshold logic","display_name":"Varicap threshold logic","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2121182630","doi":"https://doi.org/10.1145/1531542.1531600","mag":"2121182630"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531600","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023781176","display_name":"Samed Maltabas","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samed Maltabas","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts Lowell, Lowell, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006630073","display_name":"U. Cilingiroglu","orcid":"https://orcid.org/0000-0003-2989-2041"},"institutions":[{"id":"https://openalex.org/I100072489","display_name":"Yeditepe University","ror":"https://ror.org/025mx2575","country_code":"TR","type":"education","lineage":["https://openalex.org/I100072489"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ugur Cilingiroglu","raw_affiliation_strings":["Yeditepe University, Istanbul, Turkey","Yeditepe University , Istanbul , Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yeditepe University, Istanbul, Turkey","institution_ids":["https://openalex.org/I100072489"]},{"raw_affiliation_string":"Yeditepe University , Istanbul , Turkey","institution_ids":["https://openalex.org/I100072489"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9708,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7241075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6521918773651123},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6401919722557068},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6283310055732727},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6087653040885925},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5686387419700623},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.49653393030166626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4517783224582672},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4158928394317627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4115244448184967},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.35887032747268677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3337222635746002},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.30914998054504395},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.277787983417511},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25701242685317993},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20809566974639893},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17201167345046997}],"concepts":[{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6521918773651123},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6401919722557068},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6283310055732727},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6087653040885925},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5686387419700623},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.49653393030166626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4517783224582672},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4158928394317627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4115244448184967},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.35887032747268677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3337222635746002},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.30914998054504395},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.277787983417511},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25701242685317993},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20809566974639893},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17201167345046997},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531600","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1534960739","https://openalex.org/W1536641772","https://openalex.org/W2099941380","https://openalex.org/W2104166908","https://openalex.org/W2109046513","https://openalex.org/W2122057705","https://openalex.org/W2128061800","https://openalex.org/W2151942970","https://openalex.org/W2152142824","https://openalex.org/W2155296713","https://openalex.org/W2163768479","https://openalex.org/W2521440156"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"In":[0],"this":[1,40],"paper,":[2],"a":[3,59,111],"highly":[4],"compact":[5],"novel":[6,21],"Threshold":[7],"Logic":[8,93],"(TL)":[9],"Gate":[10],"approach":[11,102,116],"called":[12],"\"Varicap":[13],"TL":[14,52,81,85],"(VcTL)\"":[15],"is":[16,26,44,49,55,99,110,142,150,156],"proposed":[17,79],"and":[18,46,72,117,121,160],"described.":[19],"The":[20,36,134],"feature":[22],"of":[23,39,68,88,114],"the":[24,34,115,148,154],"design":[25],"in":[27,70,103,131],"using":[28,58,78],"variable":[29,41],"MOSFET":[30,42],"capacitances":[31],"which":[32,109],"reduces":[33],"area.":[35],"electrical":[37],"analysis":[38],"capacitance":[43],"presented":[45],"its":[47],"variability":[48],"explained.":[50],"Varicap":[51,80],"(VcTL)":[53],"gate":[54],"created":[56],"by":[57,77,152,158,162],"latch":[60],"type":[61],"decision":[62],"circuit":[63],"topology.":[64],"Parallel":[65],"counter":[66,98],"implementations":[67,90],"(7,3)":[69,97],"0.13\u00b5m":[71,104,132],"0.18\u00b5m":[73,145],"technology":[74],"are":[75],"realized":[76],"based":[82,95],"on":[83],"Minnick":[84],"Network.":[86],"Comparison":[87],"these":[89],"with":[91],"Boolean":[92],"(BL)":[94],"dynamic":[96],"shown.":[100],"VcTL":[101,141],"offers":[105],"41%":[106],"smaller":[107],"area":[108,155],"significant":[112],"result":[113],"27%":[118],"higher":[119,124],"speed":[120,149],"only":[122],"24%":[123],"power":[125,161],"consumption":[126],"compared":[127],"to":[128,146],"BL":[129],"realization":[130],"technology.":[133],"results":[135],"also":[136],"show":[137],"VcTL's":[138],"scalability.":[139],"As":[140],"scaled":[143],"from":[144],"0.13\u00b5m,":[147],"increased":[151],"21%,":[153],"decreased":[157],"33%":[159],"37%.":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}