{"id":"https://openalex.org/W2164166368","doi":"https://doi.org/10.1145/1531542.1531590","title":"Improved performance and yield with chip master planning design methodology","display_name":"Improved performance and yield with chip master planning design methodology","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2164166368","doi":"https://doi.org/10.1145/1531542.1531590","mag":"2164166368"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006710857","display_name":"Ali Jahanian","orcid":"https://orcid.org/0000-0003-2292-4135"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Ali Jahanian","raw_affiliation_strings":["Shahid Beheshti University, G. C., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Shahid Beheshti University, G. C., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Amirkabir University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006710857"],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17292862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"185","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6195706129074097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5979171991348267},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5670344829559326},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5268753170967102},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.4903995990753174},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.48696169257164},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.4457119107246399},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4420486092567444},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42859819531440735},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.41613125801086426},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3652552366256714},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33984217047691345},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.2930361032485962},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2774292230606079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23067158460617065},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1933598518371582},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08676609396934509}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6195706129074097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5979171991348267},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5670344829559326},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5268753170967102},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.4903995990753174},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.48696169257164},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.4457119107246399},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4420486092567444},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42859819531440735},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.41613125801086426},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3652552366256714},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33984217047691345},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2930361032485962},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2774292230606079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23067158460617065},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1933598518371582},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08676609396934509},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1989931041","https://openalex.org/W1991353737","https://openalex.org/W2000904483","https://openalex.org/W2038315433","https://openalex.org/W2097175306","https://openalex.org/W2105581572","https://openalex.org/W2111113735","https://openalex.org/W2114689420","https://openalex.org/W2137671637","https://openalex.org/W2144023534","https://openalex.org/W2145580788","https://openalex.org/W2179680236"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2126983197","https://openalex.org/W4391382037","https://openalex.org/W2374651972","https://openalex.org/W4309227549","https://openalex.org/W2151657833","https://openalex.org/W2908947570"],"abstract_inverted_index":{"Mis-prediction":[0],"is":[1,34,43,68],"a":[2,30,38],"dominant":[3],"problem":[4],"in":[5,21,36,45,77,90],"nano-scale":[6],"design":[7,15,24,50,57,66],"that":[8],"may":[9,18],"diminish":[10],"the":[11,23,41,52,87],"quality":[12],"of":[13,40,48,54,92],"physical":[14,49,56],"algorithms":[16],"or":[17],"even":[19],"result":[20],"failing":[22],"cycle":[25],"convergence.":[26],"In":[27],"this":[28,61],"paper,":[29],"new":[31],"planning":[32,65,72,76],"methodology":[33],"presented":[35],"which":[37],"masterplan":[39],"chip":[42],"constructed":[44],"early":[46],"levels":[47],"and":[51,73,96],"rest":[53],"succeeding":[55],"stags":[58],"operate":[59],"considering":[60],"masterplan.":[62],"The":[63],"proposed":[64],"flow":[67],"used":[69],"to":[70,79],"wire":[71],"buffer":[74,97],"resource":[75],"order":[78],"compare":[80],"with":[81],"conventional":[82],"contributions.":[83],"Experimental":[84],"results":[85],"show":[86],"considerable":[88],"improvements":[89],"terms":[91],"performance,":[93],"timing":[94],"yield":[95],"usage.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}