{"id":"https://openalex.org/W2135811430","doi":"https://doi.org/10.1145/1531542.1531545","title":"Design challenges in high performance three-dimensional circuits","display_name":"Design challenges in high performance three-dimensional circuits","publication_year":2009,"publication_date":"2009-05-10","ids":{"openalex":"https://openalex.org/W2135811430","doi":"https://doi.org/10.1145/1531542.1531545","mag":"2135811430"},"language":"en","primary_location":{"id":"doi:10.1145/1531542.1531545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5053517349"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1888646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"281","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9850999712944031,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7381036281585693},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.6816054582595825},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6547504663467407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6056275367736816},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.510246992111206},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47751584649086},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.47642454504966736},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.45094820857048035},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43369758129119873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3332412838935852},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24784180521965027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17862126231193542}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7381036281585693},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.6816054582595825},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6547504663467407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6056275367736816},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.510246992111206},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47751584649086},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.47642454504966736},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.45094820857048035},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43369758129119873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3332412838935852},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24784180521965027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17862126231193542},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1531542.1531545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1531542.1531545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W2151657833","https://openalex.org/W1965232212","https://openalex.org/W2070693700","https://openalex.org/W4389672975","https://openalex.org/W1553422968","https://openalex.org/W4312327624","https://openalex.org/W4244696039","https://openalex.org/W2168458994","https://openalex.org/W1974416117"],"abstract_inverted_index":{"The":[0,114],"initial":[1],"focus":[2],"of":[3,25,33,45,53,67,73,84,96,121,185,213,221,234,254,277,292,298,315,327,341,344,352],"the":[4,10,20,34,50,71,85,94,168,177,183,211,219,232,235,250,275,288,296,311,325,328,342,372],"presentation":[5,115],"will":[6,41,56,61,89,105,111,116],"be":[7,57,62,91,106,112],"on":[8,331],"reviewing":[9],"fundamental":[11],"trends":[12],"specific":[13],"to":[14,199],"3-D":[15,38,54,75,80,130],"circuits":[16],"and":[17,23,100,108,124,141,151,176,179,190,215,231,240,259,268,282,287,301,310,313,318,338,349,364],"systems,":[18],"including":[19],"many":[21],"opportunities":[22],"challenges":[24],"this":[26],"exciting":[27],"new":[28],"technology.":[29],"A":[30,43,82],"short":[31],"review":[32,66,120],"MIT":[35],"Lincoln":[36],"Laboratories":[37],"manufacturing":[39],"technology":[40],"follow.":[42],"summary":[44],"some":[46,122],"primary":[47],"issues":[48,104],"in":[49,70,93,129,148,174,188,194,263,295],"physical":[51],"design":[52,103,305],"systems":[55],"reviewed.":[58,113],"This":[59],"discussion":[60,83],"followed":[63],"by":[64,371],"a":[65,119,228,246,339,350,360],"current":[68,257],"research":[69,127,258],"area":[72],"on-chip":[74],"computer":[76],"network":[77],"topologies;":[78],"specifically,":[79],"networks-on-chip.":[81],"so-called":[86],"Rochester":[87,222,345],"Cube":[88],"then":[90],"presented":[92],"context":[95],"its":[97],"relative":[98],"impact":[99],"importance.":[101],"Circuit":[102],"discussed":[107],"experimental":[109],"results":[110],"conclude":[117],"with":[118,203,210],"near-term":[123],"long":[125],"term":[126],"problems":[128],"systems.":[131],"Categories":[132],"&":[133],"Subject":[134],"Descriptors:":[135],"B.7":[136],"INTEGRATED":[137],"CIRCUITS,":[138],"B.7.1":[139],"Types":[140],"Design":[142,239],"Styles,":[143],"Advanced":[144],"technologies,":[145],"Algorithms":[146],"implemented":[147],"hardware,":[149],"Microprocessors":[150],"microcomputers,":[152],"VLSI":[153],"(very":[154],"large":[155],"scale":[156],"integration)":[157],"General":[158],"Terms:":[159],"Performance,":[160],"Design,":[161],"Reliability":[162],"Bio":[163],"Eby":[164],"G.":[165],"Friedman":[166,358],"received":[167],"B.S.":[169],"degree":[170],"from":[171,182],"Lafayette":[172],"College":[173,351],"1979,":[175],"M.S.":[178],"Ph.D.":[180],"degrees":[181],"University":[184,220,343],"California,":[186],"Irvine,":[187],"1981":[189],"1989,":[191],"respectively,":[192],"all":[193],"electrical":[195],"engineering.":[196],"From":[197],"1979":[198],"1991,":[200,224],"he":[201,226],"was":[202,324],"Hughes":[204],"Aircraft":[205],"Company.":[206],"He":[207,243,273,322],"has":[208],"been":[209],"Department":[212],"Electrical":[214],"Computer":[216],"Engineering":[217,353],"at":[218,249],"since":[223],"where":[225],"is":[227,244,274,359,369],"Distinguished":[229],"Professor,":[230],"Director":[233],"High":[236],"Performance":[237],"VLSI/IC":[238],"Analysis":[241],"Laboratory.":[242],"also":[245],"Visiting":[247],"Professor":[248],"Technion":[251],"Israel":[252],"Institute":[253],"Technology.":[255],"His":[256],"teaching":[260],"interests":[261],"are":[262],"high":[264,299,307],"performance":[265],"synchronous":[266,316],"digital":[267],"mixed-signal":[269],"microelectronic":[270],"circuit":[271],"design.":[272],"author":[276,289],"more":[278],"than":[279],"325":[280],"papers":[281],"book":[283],"chapters,":[284],"several":[285],"patents,":[286],"or":[290],"editor":[291],"ten":[293],"books":[294],"fields":[297],"speed":[300,308],"low":[302],"power":[303,319],"CMOS":[304],"techniques,":[306],"interconnect,":[309],"theory":[312],"application":[314],"clock":[317],"distribution":[320],"networks.":[321],"previously":[323],"Editor-in-Chief":[326],"IEEE":[329,366],"Transactions":[330],"Very":[332],"Large":[333],"Scale":[334],"Integration":[335],"(VLSI)":[336],"Systems,":[337],"recipient":[340],"Graduate":[346],"Teaching":[347,354],"Award,":[348],"Excellence":[355],"Award.":[356],"Dr.":[357],"Senior":[361],"Fulbright":[362],"Fellow":[363],"an":[365],"Fellow.":[367],"Copyright":[368],"held":[370],"author/owner(s).":[373],"GLSVLSI\u201909,":[374],"May":[375],"10\u201312,":[376],"2009,":[377],"Boston,":[378],"Massachusetts,":[379],"USA.":[380],"ACM":[381],"978-1-60558-522-2/09/05.":[382]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}