{"id":"https://openalex.org/W2040253151","doi":"https://doi.org/10.1145/1529255.1529257","title":"Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture","display_name":"Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2040253151","doi":"https://doi.org/10.1145/1529255.1529257","mag":"2040253151"},"language":"en","primary_location":{"id":"doi:10.1145/1529255.1529257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1529255.1529257","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102170602","display_name":"Jason Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA",", University of California Los Angeles, Los Angeles, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":", University of California Los Angeles, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026730026","display_name":"Yiping Fan","orcid":"https://orcid.org/0000-0002-8430-4620"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yiping Fan","raw_affiliation_strings":["AutoESL, Inc., Cupertino, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AutoESL, Inc., Cupertino, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063246761","display_name":"Junjuan Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junjuan Xu","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA",", University of California Los Angeles, Los Angeles, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":", University of California Los Angeles, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4266,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92668792,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"14","issue":"3","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8847031593322754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.843574583530426},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5357879996299744},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5238618850708008},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4996168613433838},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46343451738357544},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4495686888694763},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3334618806838989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31809180974960327},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.11288145184516907}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8847031593322754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.843574583530426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5357879996299744},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5238618850708008},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4996168613433838},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46343451738357544},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4495686888694763},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3334618806838989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31809180974960327},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.11288145184516907},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1529255.1529257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1529255.1529257","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.160.4546","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.160.4546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/~cong/papers/TODAES-2008-P-004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W114723042","https://openalex.org/W184362337","https://openalex.org/W1567363020","https://openalex.org/W1965585119","https://openalex.org/W1985064863","https://openalex.org/W1985269667","https://openalex.org/W2009962311","https://openalex.org/W2011784906","https://openalex.org/W2013409221","https://openalex.org/W2030905142","https://openalex.org/W2034147186","https://openalex.org/W2055251702","https://openalex.org/W2058320534","https://openalex.org/W2067086919","https://openalex.org/W2071572298","https://openalex.org/W2084224084","https://openalex.org/W2090169195","https://openalex.org/W2093332051","https://openalex.org/W2099676922","https://openalex.org/W2101084218","https://openalex.org/W2103770709","https://openalex.org/W2105076302","https://openalex.org/W2109449515","https://openalex.org/W2115138121","https://openalex.org/W2116976990","https://openalex.org/W2117285153","https://openalex.org/W2122443504","https://openalex.org/W2129183345","https://openalex.org/W2145853384","https://openalex.org/W2147892946","https://openalex.org/W2148051985","https://openalex.org/W2149513075","https://openalex.org/W2150749964","https://openalex.org/W2155314350","https://openalex.org/W2156420848","https://openalex.org/W2158566102","https://openalex.org/W2158748448","https://openalex.org/W2161318415","https://openalex.org/W2161455936","https://openalex.org/W2170879098","https://openalex.org/W2341871467","https://openalex.org/W2493328864","https://openalex.org/W2913252637","https://openalex.org/W2913330047","https://openalex.org/W2913899326","https://openalex.org/W2914176325","https://openalex.org/W3150489734","https://openalex.org/W4243368276","https://openalex.org/W4253795537","https://openalex.org/W6683872815"],"related_works":["https://openalex.org/W2540018280","https://openalex.org/W2141799201","https://openalex.org/W4253895162","https://openalex.org/W4251089459","https://openalex.org/W2090169195","https://openalex.org/W2111412181","https://openalex.org/W2115138121","https://openalex.org/W2102384429","https://openalex.org/W2101536355","https://openalex.org/W4250432526"],"abstract_inverted_index":{"Behavior":[0],"synthesis":[1,119],"and":[2,62,90,100,109,125,148,157,244],"optimization":[3,112],"beyond":[4],"the":[5,13,67,76,122,134,153,158,165,180,185,192,224,238],"register-transfer":[6],"level":[7],"require":[8],"an":[9],"efficient":[10,35],"utilization":[11],"of":[12,37,75,97,155,160,179,188,202,241],"underlying":[14],"platform":[15],"features.":[16],"This":[17],"article":[18],"presents":[19],"a":[20,27,54,58,71,94,105,110,144,172,200,207,218],"platform-based":[21],"resource":[22,126,135],"binding":[23,136,149],"approach":[24],"based":[25,140],"on":[26,141,167,230],"Distributed":[28],"Register-File":[29],"Microarchitecture":[30],"(DRFM)":[31],",":[32],"which":[33,151,176],"makes":[34],"use":[36,74],"distributed":[38],"embedded":[39],"memory":[40,79],"blocks":[41,83],"as":[42],"register":[43,56,88,189],"files":[44],"in":[45,93,133],"modern":[46],"FPGAs.":[47],"DRFM":[48,72,103,146,156],"contains":[49],"multiple":[50],"islands,":[51],"each":[52],"having":[53],"local":[55,87],"file,":[57],"functional":[59],"unit":[60],"pool,":[61],"data-routing":[63],"logic.":[64],"Compared":[65],"to":[66,84,183,223,253],"traditional":[68,225],"discrete-register":[69],"counterpart,":[70],"allows":[73],"platform-featured":[77],"on-chip":[78],"or":[80],"register-file":[81],"IP":[82],"implement":[85],"its":[86],"files,":[89],"this":[91],"results":[92,198],"substantial":[95],"saving":[96],"multiplexing":[98],"logic":[99,209],"global":[101,169],"interconnects.":[102],"provides":[104],"useful":[106],"architectural":[107],"template":[108],"direct":[111],"objective":[113],"for":[114,118],"minimizing":[115],"interisland":[116],"connections":[117,243],"algorithms.":[120],"Given":[121],"scheduling":[123,174],"solution":[124],"(functional":[127],"units)":[128],"constraints,":[129],"two":[130],"novel":[131],"algorithms":[132],"stage":[137],"are":[138],"developed":[139],"DRFM:":[142],"(i)":[143],"simultaneous":[145],"clustering":[147],"algorithm,":[150,175],"decides":[152],"configuration":[154],"assignment":[159],"operations":[161],"into":[162],"islands":[163],"with":[164,199,217],"focus":[166],"optimizing":[168],"connections;":[170],"(ii)":[171],"data-forwarding":[173],"takes":[177],"advantage":[178],"operation":[181],"slacks":[182],"handle":[184],"read-port":[186],"restriction":[187],"files.":[190],"On":[191],"Xilinx":[193],"Virtex4":[194],"FPGA":[195],"platform,":[196],"experimental":[197],"set":[201],"real-life":[203],"test":[204],"cases":[205],"show":[206,233],"50%":[208],"area":[210],"reduction":[211],"achieved":[212],"by":[213,257],"applying":[214],"our":[215,235],"approach,":[216],"14.6%":[219],"performance":[220],"improvement,":[221],"compared":[222,252],"discrete-register-based":[226],"approach.":[227],"Also,":[228],"experiments":[229],"small-size":[231],"designs":[232],"that":[234],"algorithm":[236],"produces":[237],"same":[239],"number":[240],"total":[242],"at":[245],"most":[246],"one":[247],"more":[248],"maximum":[249],"feeding-in":[250],"connection":[251],"optimal":[254],"solutions":[255],"generated":[256],"ILP.":[258]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}