{"id":"https://openalex.org/W2035368095","doi":"https://doi.org/10.1145/1514932.1514954","title":"Transistor-level layout of high-density regular circuits","display_name":"Transistor-level layout of high-density regular circuits","publication_year":2009,"publication_date":"2009-03-29","ids":{"openalex":"https://openalex.org/W2035368095","doi":"https://doi.org/10.1145/1514932.1514954","mag":"2035368095"},"language":"en","primary_location":{"id":"doi:10.1145/1514932.1514954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064821922","display_name":"Yi-Wei Lin","orcid":"https://orcid.org/0000-0001-8047-1977"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yi-Wei Lin","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013238154","display_name":"W. Maly","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wojciech Maly","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA","Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, Pa., USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064821922"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":3.5889,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.92758177,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7362174987792969},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.7100405693054199},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6453150510787964},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6197746992111206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.612349271774292},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5799790024757385},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.5051067471504211},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49521008133888245},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.49466821551322937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47915858030319214},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4380864202976227},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42038625478744507},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4181153476238251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33835333585739136},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.22980552911758423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21526584029197693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20298078656196594},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.12481638789176941},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11634561419487},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11540722846984863},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06905585527420044}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7362174987792969},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.7100405693054199},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6453150510787964},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6197746992111206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.612349271774292},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5799790024757385},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.5051067471504211},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49521008133888245},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.49466821551322937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47915858030319214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4380864202976227},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42038625478744507},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4181153476238251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33835333585739136},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.22980552911758423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21526584029197693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20298078656196594},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.12481638789176941},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11634561419487},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11540722846984863},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06905585527420044},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1514932.1514954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332500","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1492192095","https://openalex.org/W1987067207","https://openalex.org/W2071589594","https://openalex.org/W2100344939","https://openalex.org/W2116625560","https://openalex.org/W2141803235","https://openalex.org/W3141776272","https://openalex.org/W6601421529","https://openalex.org/W6668356502"],"related_works":["https://openalex.org/W1873584906","https://openalex.org/W2091329789","https://openalex.org/W4244670741","https://openalex.org/W2595178692","https://openalex.org/W583900352","https://openalex.org/W2003092850","https://openalex.org/W1605062719","https://openalex.org/W2357425846","https://openalex.org/W2248366743","https://openalex.org/W2036121598"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"an":[5,30],"automatic":[6],"place":[7],"and":[8,25,54,79],"route":[9],"strategy":[10],"for":[11],"a":[12,39],"high-density,":[13],"super-regular,":[14],"double-gate":[15],"transistor-array-based":[16],"layout.":[17],"Interconnects":[18],"on":[19],"all":[20],"metal":[21],"layers":[22],"are":[23],"uni-directional":[24],"can":[26],"be":[27],"manufactured":[28],"by":[29],"OPC-free":[31],"process":[32],"[4].":[33],"Our":[34,59],"objective":[35],"is":[36],"to":[37,44],"achieve":[38],"circuit":[40],"layout":[41,49],"area":[42],"equal":[43],"the":[45,73,76,80,84],"transistor":[46],"footprint.":[47],"Such":[48],"constraints":[50],"limit":[51],"routing":[52],"flexibility":[53],"render":[55],"traditional":[56],"approaches":[57],"impractical.":[58],"tools":[60],"automatically":[61],"generate":[62],"circuits":[63],"with":[64],"several":[65],"tens":[66],"of":[67,75,83],"transistors.":[68],"Experimental":[69],"results":[70],"demonstrate":[71],"both":[72],"efficiency":[74],"proposed":[77],"algorithms":[78],"high":[81],"quality":[82],"layouts":[85],"produced.":[86]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}