{"id":"https://openalex.org/W2020008695","doi":"https://doi.org/10.1145/1514932.1514951","title":"Physical design methodology for analog circuitsin a system-on-a-chip environment","display_name":"Physical design methodology for analog circuitsin a system-on-a-chip environment","publication_year":2009,"publication_date":"2009-03-29","ids":{"openalex":"https://openalex.org/W2020008695","doi":"https://doi.org/10.1145/1514932.1514951","mag":"2020008695"},"language":"en","primary_location":{"id":"doi:10.1145/1514932.1514951","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074872395","display_name":"Eric Soenen","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric G. Soenen","raw_affiliation_strings":["TSMC, Austin, TX, USA","[TSMC, Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"TSMC, Austin, TX, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"[TSMC, Austin, TX, USA]","institution_ids":["https://openalex.org/I1334877674"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074872395"],"corresponding_institution_ids":["https://openalex.org/I1334877674"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08317231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8318375945091248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167888641357422},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6016600728034973},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5695709586143494},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5448576807975769},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5291170477867126},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5207129120826721},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5121950507164001},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5082049369812012},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4651084542274475},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.46234264969825745},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4508603811264038},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4301531910896301},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2836315929889679},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27638471126556396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2325153350830078},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11706233024597168}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8318375945091248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167888641357422},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6016600728034973},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5695709586143494},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5448576807975769},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5291170477867126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5207129120826721},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5121950507164001},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5082049369812012},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4651084542274475},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.46234264969825745},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4508603811264038},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4301531910896301},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2836315929889679},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27638471126556396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2325153350830078},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11706233024597168},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1514932.1514951","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1514932.1514951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2540146427","https://openalex.org/W4321510758","https://openalex.org/W2143611918","https://openalex.org/W4389672975","https://openalex.org/W2121036163","https://openalex.org/W4391382037","https://openalex.org/W2138401961","https://openalex.org/W4245549415","https://openalex.org/W1965232212","https://openalex.org/W2170433636"],"abstract_inverted_index":{"This":[0,76],"talk":[1],"reviews":[2],"some":[3],"of":[4,29,48,60,70,101,128,146],"the":[5,22,27,30,40,51,58,84,92,102,126,129,133,137,142],"issues":[6,17],"that":[7],"are":[8,114,118,121],"unique":[9],"to":[10,73,95],"analog":[11,41,64,93,130],"Integrated":[12],"Circuit":[13],"(IC)":[14],"design.":[15],"These":[16],"become":[18],"more":[19],"acute":[20],"as":[21,83,136],"process":[23,85],"geometries":[24,86],"shrink":[25],"and":[26],"complexity":[28],"IC":[31],"increases.":[32],"In":[33,89],"so-called":[34],"\"Systems":[35],"on":[36,50],"a":[37,67],"Chip\"":[38],"(SOCs),":[39],"circuitry":[42,94,131],"is":[43,104,149],"combined":[44],"with":[45],"large":[46],"amounts":[47],"logic":[49],"same":[52,134],"die.":[53],"The":[54],"switching":[55],"noise":[56],"complicates":[57],"design":[59,112],"high-accuracy":[61],"circuits.In":[62],"addition,":[63],"circuits":[65],"need":[66],"certain":[68],"amount":[69],"silicon":[71],"area":[72,77],"work":[74],"well.":[75],"does":[78],"not":[79],"necessarily":[80],"scale":[81],"much":[82],"get":[87],"smaller.":[88],"order":[90],"for":[91],"remain":[96],"cost-competitive,":[97],"very":[98],"careful":[99],"optimization":[100],"layout":[103,127],"critical.":[105],"For":[106],"all":[107],"these":[108,147],"reasons,":[109],"new":[110],"specialized":[111],"methodologies":[113],"needed.":[115],"New":[116],"tools":[117,148],"emerging,":[119],"which":[120],"specifically":[122],"aimed":[123],"at":[124,132],"optimizing":[125],"time":[135],"schematic,":[138],"taking":[139],"in":[140],"account":[141],"environment.":[143],"An":[144],"overview":[145],"given.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}