{"id":"https://openalex.org/W2002822119","doi":"https://doi.org/10.1145/1508128.1508199","title":"FPGAs with time-division multiplexed wiring","display_name":"FPGAs with time-division multiplexed wiring","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2002822119","doi":"https://doi.org/10.1145/1508128.1508199","mag":"2002822119"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508199","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112201683","display_name":"Rosemary Francis","orcid":null},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rosemary M. Francis","raw_affiliation_strings":["University of Cambridge, Cambridge, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cambridge, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041439799","display_name":"Simon W. Moore","orcid":"https://orcid.org/0000-0002-2806-495X"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon W. Moore","raw_affiliation_strings":["University of Cambridge, Cambridge, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cambridge, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I241749"],"apc_list":null,"apc_paid":null,"fwci":0.4854,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54155409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"285","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6338895559310913},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6242706775665283},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6086883544921875},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5649980306625366},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5397845506668091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5342618227005005},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48893991112709045},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4677306115627289},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3622312545776367},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3471827805042267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33898621797561646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26166170835494995},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24777871370315552},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13018622994422913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6338895559310913},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6242706775665283},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6086883544921875},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5649980306625366},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5397845506668091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5342618227005005},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48893991112709045},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4677306115627289},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3622312545776367},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3471827805042267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33898621797561646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26166170835494995},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24777871370315552},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13018622994422913},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508199","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W431360389","https://openalex.org/W4318684556","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274","https://openalex.org/W1994274441"],"abstract_inverted_index":{"Time-division":[0],"multiplexed":[1],"(TDM)":[2],"wiring":[3,12,67,73,111,177,196,216,243],"is":[4,26,42,56,74,117,142,256],"explored":[5],"to":[6,58,124,129,138,180,199,258],"increase":[7,276],"the":[8,16,64,70,80,84,90,95,98,134,176,188,195,201,213,228,235,260,264],"capacity":[9],"of":[10,22,47,66,97,106,148,194,204,215],"FPGA":[11],"channels":[13],"while":[14],"decreasing":[15],"silicon":[17,189,202,261,271],"area.":[18,190],"More":[19],"efficient":[20],"use":[21],"hard":[23],"IP":[24],"blocks":[25],"made":[27],"possible":[28],"by":[29,221],"time":[30],"multiplexing":[31],"them":[32,123],"in":[33,270,277],"conjunction":[34],"with":[35,274],"TDM":[36,149,207],"data":[37],"transport.":[38],"Look-up":[39],"table":[40],"utilization":[41],"reduced":[43,220],"through":[44,241],"automatic":[45],"serialization":[46],"system-on-FPGA":[48],"interconnect":[49,229,239],"and":[50,62,89,150,169,186],"off-chip":[51],"communication.":[52],"Our":[53,209],"scheduling":[54,162],"tool":[55,108,163],"able":[57],"share":[59],"wires":[60,91,154],"effectively":[61],"reduce":[63,187,259],"amount":[65,214],"required":[68,217],"on":[69],"FPGA.":[71],"The":[72,161,238],"clocked":[75],"many":[76],"times":[77,232],"faster":[78,233],"than":[79,234],"user":[81,236,246],"clock":[82,230,247],"so":[83],"signals":[85],"can":[86,218],"be":[87,125,219],"pipelined":[88],"shared":[92],"without":[93],"changing":[94],"functionality":[96],"circuit.":[99],"Previous":[100],"work":[101,131],"using":[102],"an":[103,275],"earlier":[104],"version":[105],"our":[107,205],"showed":[109],"that":[110,212,252],"reductions":[112],"were":[113],"possible,":[114],"but":[115,157],"it":[116],"only":[118],"now":[119],"we":[120],"have":[121,132],"shown":[122],"practical.":[126],"Important":[127],"improvements":[128],"this":[130,253],"included":[133],"move":[135],"from":[136],"bidirectional":[137],"unidirectional":[139],"wires.":[140],"There":[141],"also":[143],"no":[144],"longer":[145],"a":[146],"mix":[147],"static":[151],"wiring:":[152],"all":[153],"are":[155],"shared,":[156],"not":[158],"necessarily":[159],"pipelined.":[160],"trades-off":[164],"between":[165],"effective":[166],"wire":[167,254],"sharing":[168],"critical":[170],"path":[171],"delay.":[172],"Following":[173],"these":[174],"changes":[175],"was":[178,197],"redesigned":[179],"encode":[181],"configuration":[182,266],"bits":[183],"more":[184],"efficiently":[185],"This":[191,268],"transistor-level":[192],"model":[193],"used":[198],"estimate":[200],"area":[203,272],"new":[206],"architecture.":[208],"results":[210],"indicate":[211,251],"as":[222,224],"much":[223],"82%":[225],"whilst":[226],"running":[227],"16":[231,242],"clock.":[237],"cycles":[240],"configurations":[244],"every":[245],"cycle.":[248],"Area":[249],"estimations":[250],"reduction":[255,269],"sufficient":[257],"area,":[262],"despite":[263],"extra":[265],"SRAM.":[267],"comes":[273],"channel":[278],"routing":[279],"capacity.":[280]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}