{"id":"https://openalex.org/W1970751325","doi":"https://doi.org/10.1145/1508128.1508185","title":"N-port memory mapping for LUT-based FPGAs","display_name":"N-port memory mapping for LUT-based FPGAs","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W1970751325","doi":"https://doi.org/10.1145/1508128.1508185","mag":"1970751325"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508185","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100900645","display_name":"Zuo Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuo Wang","raw_affiliation_strings":["High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024400429","display_name":"Feng Shi","orcid":"https://orcid.org/0000-0001-8870-5408"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Shi","raw_affiliation_strings":["High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109152078","display_name":"Qi Zuo","orcid":"https://orcid.org/0000-0003-3498-1321"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Zuo","raw_affiliation_strings":["High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046211358","display_name":"Weixing Ji","orcid":"https://orcid.org/0000-0002-3250-0435"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weixing Ji","raw_affiliation_strings":["High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103157155","display_name":"Mengxiao Liu","orcid":"https://orcid.org/0000-0002-5076-4960"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengxiao Liu","raw_affiliation_strings":["High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China","institution_ids":["https://openalex.org/I125839683"]},{"raw_affiliation_string":"High Performance Embedded Computation Lab, School of Computer Science and Technology, Beijing Institute of Technology, P.R. Chin, BeiJing, China#TAB#","institution_ids":["https://openalex.org/I125839683"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I125839683"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.801563024520874},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6664658188819885},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6606495380401611},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6362016797065735},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.6044625043869019},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5968829393386841},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5965745449066162},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5580222010612488},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5428481101989746},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5299488306045532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5129896998405457},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5072286128997803},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4767007529735565},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4391687512397766},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4290092885494232},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4166874587535858},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4133513569831848},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3838109076023102},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3462297320365906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09295421838760376}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.801563024520874},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6664658188819885},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6606495380401611},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6362016797065735},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.6044625043869019},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5968829393386841},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5965745449066162},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5580222010612488},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5428481101989746},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5299488306045532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5129896998405457},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5072286128997803},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4767007529735565},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4391687512397766},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4290092885494232},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4166874587535858},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4133513569831848},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3838109076023102},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3462297320365906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09295421838760376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508185","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2153198432","https://openalex.org/W4232919296"],"related_works":["https://openalex.org/W2338333993","https://openalex.org/W4312264564","https://openalex.org/W3025845664","https://openalex.org/W3180803030","https://openalex.org/W1970751325","https://openalex.org/W2168550483","https://openalex.org/W2145484885","https://openalex.org/W1837030695","https://openalex.org/W2047684617","https://openalex.org/W3095108256"],"abstract_inverted_index":{"As":[0],"current":[1],"FPGAs":[2],"grow":[3],"in":[4,155,188],"logic":[5],"capacity,":[6],"they":[7],"are":[8,28,174],"widely":[9],"used":[10,143],"to":[11,31,41,76,101,112,147,201,215,238],"implement":[12,194],"entire":[13],"systems.":[14],"In":[15,57],"some":[16],"specific":[17],"applications,":[18],"such":[19,131,162],"as":[20,93,163],"our":[21],"embedded":[22],"multi-core":[23,213],"processor":[24],"TriBA[1],user":[25],"memory":[26,44,65,80,89,95,151,179,182,209,232,241],"models":[27],"not":[29,52],"limited":[30],"single-port":[32],"or":[33],"dual-port.":[34],"Thus,":[35],"we":[36,60],"need":[37],"a":[38,62,78,235],"cost-effective":[39,236],"way":[40,237],"realize":[42,239],"N-port":[43,54,64,103,114,240],"on":[45,197,242],"FPGA":[46],"since":[47],"most":[48,172],"commercial":[49],"products":[50],"do":[51],"provide":[53,119],"physical":[55,109],"arrays.":[56],"this":[58,73,195],"paper,":[59],"propose":[61],"hierarchical":[63,181,231],"architecture":[66,74,183,196,233],"for":[67],"LUT-based":[68],"FPGAs.":[69],"The":[70,221],"principle":[71],"of":[72,223],"is":[75,134,234],"create":[77,102],"two-level":[79],"hierarchy":[81],"formed":[82],"by":[83,136,144,176],"different":[84],"resources.":[85],"We":[86,106,117,193],"map":[87],"the":[88,120,141,153,208],"resources":[90],"inside":[91],"LUTs":[92],"1-port":[94],"banks,":[96],"and":[97,125,128,157,167,190,205,225],"interleave":[98,108],"these":[99],"banks":[100],"L1":[104,124,148,178],"memory.":[105,116],"also":[107,118,158,206],"dual-port":[110],"arrays":[111],"build":[113],"L2":[115,126,150],"data":[121,132],"transfer":[122,133],"between":[123],"memories":[127],"assume":[129],"that":[130],"managed":[135],"software":[137],"control":[138],"just":[139],"like":[140],"strategy":[142],"SPM.":[145],"Compared":[146],"memory,":[149],"has":[152,159],"advantage":[154],"cost":[156,189,204,224],"several":[160],"disadvantages,":[161],"longer":[164],"access":[165,191,219,227],"time":[166,228],"higher":[168],"conflict":[169],"probability.":[170],"If":[171],"accesses":[173],"served":[175],"its":[177,203,217],"portion,":[180],"will":[184],"achieve":[185],"both":[186],"goals":[187],"time.":[192,220],"Xilinx":[198],"Virtex-II":[199],"chips":[200],"measure":[202,216],"use":[207],"trace":[210],"collected":[211],"from":[212],"simulator":[214],"average":[218,226],"product":[222],"shows":[229],"that,":[230],"FPGA.":[243]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}