{"id":"https://openalex.org/W1967423732","doi":"https://doi.org/10.1145/1508128.1508181","title":"Customizable bit-width in an OpenMP-based circuit design tool","display_name":"Customizable bit-width in an OpenMP-based circuit design tool","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W1967423732","doi":"https://doi.org/10.1145/1508128.1508181","mag":"1967423732"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508181","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077380415","display_name":"Timothy F. Beatty","orcid":null},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Timothy F. Beatty","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001299200","display_name":"Eric Aubanel","orcid":"https://orcid.org/0000-0003-1273-4741"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eric E. Aubanel","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067605823","display_name":"Kenneth B. Kent","orcid":"https://orcid.org/0000-0003-2764-823X"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kenneth B. Kent","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106938459"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.821628212928772},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7344933152198792},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7243053913116455},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5654871463775635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5528051853179932},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5080454349517822},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5008814334869385},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4697186052799225},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4190123975276947},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3556007146835327},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3306873142719269},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3231324851512909},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3068158030509949},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17005512118339539},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08586454391479492}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.821628212928772},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7344933152198792},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7243053913116455},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5654871463775635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5528051853179932},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5080454349517822},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5008814334869385},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4697186052799225},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4190123975276947},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3556007146835327},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3306873142719269},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3231324851512909},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3068158030509949},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17005512118339539},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08586454391479492},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508181","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W2197466303","https://openalex.org/W2075164989","https://openalex.org/W2901324294","https://openalex.org/W4248324254","https://openalex.org/W1984298705","https://openalex.org/W3009812692"],"abstract_inverted_index":{"As":[0],"transistor":[1],"density":[2],"grows,":[3],"increasingly":[4],"complex":[5],"hardware":[6,16,37,45],"designs":[7],"are":[8,79],"implemented.":[9],"In":[10],"order":[11],"to":[12,63,67,89],"manage":[13],"this":[14],"complexity,":[15],"design":[17],"can":[18],"be":[19],"performed":[20],"at":[21],"a":[22,71,82],"higher":[23],"level":[24,28,53],"of":[25,34,44,51,84,100],"abstraction.":[26],"High":[27],"synthesis":[29,54],"enables":[30],"the":[31,41,47,68,87,98,102],"automatic":[32],"conversion":[33],"algorithms":[35],"into":[36],"implementations,":[38],"abstracting":[39],"away":[40],"underlying":[42],"complexities":[43],"from":[46],"designer.":[48],"A":[49],"number":[50],"high":[52],"tools":[55],"have":[56],"recently":[57],"been":[58],"developed,":[59],"including":[60,70],"an":[61],"OpenMP":[62,88],"Handel-C":[64,90],"translator.":[65],"Improvements":[66],"translator,":[69],"new":[72],"compiler":[73],"directive":[74],"allowing":[75],"customizable":[76],"register":[77],"width,":[78],"described.":[80],"Using":[81],"set":[83],"benchmark":[85],"tests,":[86],"translator":[91],"is":[92],"evaluated":[93],"on":[94],"several":[95],"criteria,":[96],"with":[97],"goal":[99],"evaluating":[101],"variable":[103],"bit-width":[104],"effects":[105],"and":[106],"identifying":[107],"further":[108],"areas":[109],"for":[110],"improvement.":[111]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}