{"id":"https://openalex.org/W2019384431","doi":"https://doi.org/10.1145/1508128.1508180","title":"Small scale multiprocessor soft IP (SSM IP)","display_name":"Small scale multiprocessor soft IP (SSM IP)","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2019384431","doi":"https://doi.org/10.1145/1508128.1508180","mag":"2019384431"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508180","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100406104","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0002-3730-0360"},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["ENSTA, PARIS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA, PARIS, France","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA, PARIS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA, PARIS, France","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.790407121181488},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.761324405670166},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7225925922393799},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6973909735679626},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6426026821136475},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5633394718170166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5614116191864014},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5022087097167969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4670592248439789},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42500174045562744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3985637128353119},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1428634226322174}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.790407121181488},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.761324405670166},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7225925922393799},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6973909735679626},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6426026821136475},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5633394718170166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5614116191864014},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5022087097167969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4670592248439789},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42500174045562744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3985637128353119},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1428634226322174}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508180","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W992792837","https://openalex.org/W1757537413","https://openalex.org/W2025816492","https://openalex.org/W2040759155","https://openalex.org/W2062845040","https://openalex.org/W2108436158","https://openalex.org/W2110622243","https://openalex.org/W2145092870"],"related_works":["https://openalex.org/W119521705","https://openalex.org/W4281711577","https://openalex.org/W2092181573","https://openalex.org/W2080926879","https://openalex.org/W2413864220","https://openalex.org/W2106200299","https://openalex.org/W2576551918","https://openalex.org/W2178653557","https://openalex.org/W2146938890","https://openalex.org/W2124403023"],"abstract_inverted_index":{"Future":[0],"generation":[1],"multiprocessor":[2,41,59,123,162],"system":[3],"on":[4,10,17,62,74,81,201],"chip":[5,75,82,134,172],"(MPSOC)":[6],"will":[7],"be":[8,167,182],"based":[9,38,61],"hundreds":[11],"of":[12,20,55,112,119,151,155,163,189,222],"processors":[13,70,194],"connected":[14],"through":[15],"network":[16,80],"chips.":[18],"One":[19],"the":[21,26,56,108,120,129,135,142,148,156,186,202,216,239],"challenges":[22],"is":[23,60,84],"to":[24,30,105,159,166,196,206],"tackle":[25],"design":[27,95,160,177,240],"productivity":[28],"required":[29],"reach":[31],"this":[32],"goal.":[33],"We":[34],"propose":[35],"a":[36,46,63,100,161,197,207],"NOC":[37],"small":[39,57,121],"scale":[40,51,58,122,165],"IP":[42],"(SSM":[43],"IP)":[44],"as":[45],"building":[47],"block":[48],"for":[49,86,176],"large":[50],"multiprocessor.":[52],"The":[53,79,117,153],"architecture":[54],"2x2":[64],"mesh":[65,85,102],"with":[66,147],"3":[67],"Xilinx":[68,131,143,149],"Microblaze":[69],"and":[71,90,114,174,219,230,234],"2":[72],"SRAM":[73],"memories":[76,188],"per":[77],"switch.":[78],"topology":[83],"its":[87],"scalability":[88],"properties":[89],"easy":[91],"extensibility.":[92],"A":[93],"clustered":[94],"has":[96,124,138],"been":[97,125,139],"preferred":[98],"over":[99],"full":[101],"in":[103],"order":[104],"fully":[106],"exploit":[107],"data":[109],"locality":[110],"processing":[111],"image":[113,203],"multimedia":[115],"applications.":[116],"implementation":[118,157],"realized":[126,140],"by":[127],"targeting":[128],"largest":[130],"Virtex-4":[132],"FPGA":[133],"FX140.":[136],"Design":[137],"using":[141],"tools":[144],"(EDK,":[145],"ISE)":[146],"library":[150],"IPs.":[152],"objective":[154],"was":[158],"sufficient":[164],"significant":[168],"while":[169],"leaving":[170],"some":[171],"area":[173,217],"resources":[175],"space":[178],"exploration.":[179],"Images":[180],"can":[181,199],"distributed":[183],"equally":[184],"among":[185,211],"shared":[187],"each":[190],"cluster":[191,198],"so":[192],"that":[193],"belonging":[195],"operate":[200],"portion":[204],"associated":[205],"cluster.":[208],"Architectural":[209],"variations":[210],"4":[212],"selected":[213],"architectures":[214],"demonstrate":[215],"saving":[218],"performance":[220],"potential":[221],"soft":[223],"IP.":[224],"In":[225],"addition":[226],"reasonable":[227],"synthesis,":[228],"place":[229],"route":[231],"execution":[232],"time":[233],"achieved":[235],"target":[236],"frequencies":[237],"justify":[238],"effort.":[241]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}