{"id":"https://openalex.org/W2138728983","doi":"https://doi.org/10.1145/1508128.1508176","title":"Bus mastering PCI express in an FPGA","display_name":"Bus mastering PCI express in an FPGA","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2138728983","doi":"https://doi.org/10.1145/1508128.1508176","mag":"2138728983"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508176","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043257776","display_name":"Ray Bittner","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ray Bittner","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043257776"],"corresponding_institution_ids":["https://openalex.org/I1290206253"],"apc_list":null,"apc_paid":null,"fwci":1.3515,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80893126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9341999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/conventional-pci","display_name":"Conventional PCI","score":0.8554929494857788},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8541659712791443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7956633567810059},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7553017139434814},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6096287965774536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5994370579719543},{"id":"https://openalex.org/keywords/pci-configuration-space","display_name":"PCI configuration space","score":0.5315900444984436},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4847266674041748},{"id":"https://openalex.org/keywords/download","display_name":"Download","score":0.41082921624183655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38855165243148804},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.1173277497291565},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09650787711143494}],"concepts":[{"id":"https://openalex.org/C45393284","wikidata":"https://www.wikidata.org/wiki/Q191012","display_name":"Conventional PCI","level":3,"score":0.8554929494857788},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8541659712791443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7956633567810059},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7553017139434814},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6096287965774536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5994370579719543},{"id":"https://openalex.org/C122635869","wikidata":"https://www.wikidata.org/wiki/Q4046157","display_name":"PCI configuration space","level":4,"score":0.5315900444984436},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4847266674041748},{"id":"https://openalex.org/C2780154274","wikidata":"https://www.wikidata.org/wiki/Q7126717","display_name":"Download","level":2,"score":0.41082921624183655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38855165243148804},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.1173277497291565},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09650787711143494},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C500558357","wikidata":"https://www.wikidata.org/wiki/Q12152","display_name":"Myocardial infarction","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508176","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1529535786","https://openalex.org/W2185002136"],"related_works":["https://openalex.org/W2072972217","https://openalex.org/W2384704932","https://openalex.org/W1974765181","https://openalex.org/W2348004688","https://openalex.org/W2351815700","https://openalex.org/W2387162708","https://openalex.org/W2168697878","https://openalex.org/W16515434","https://openalex.org/W2336971965","https://openalex.org/W2347641303"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,13,31],"bus":[4],"mastering":[5],"implementation":[6,42],"of":[7,21,36],"the":[8,17,58],"PCI":[9,22],"Express":[10,23],"protocol":[11],"using":[12],"Xilinx":[14],"FPGA.":[15],"While":[16],"theoretical":[18],"peak":[19],"performance":[20,29,47],"is":[24,30,43,48,52],"quite":[25],"high,":[26],"attaining":[27],"that":[28],"complex":[32,39],"endeavor":[33],"on":[34],"top":[35],"an":[37],"already":[38],"protocol.":[40],"The":[41],"described":[44],"and":[45],"its":[46],"analyzed.":[49],"Source":[50],"code":[51],"offered":[53],"for":[54],"free":[55],"download":[56],"via":[57],"web.":[59]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}