{"id":"https://openalex.org/W2061781397","doi":"https://doi.org/10.1145/1508128.1508167","title":"Diagonal tracks in FPGAs","display_name":"Diagonal tracks in FPGAs","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2061781397","doi":"https://doi.org/10.1145/1508128.1508167","mag":"2061781397"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I102197404","display_name":"Universit\u00e9 Paris-Sud","ror":"https://ror.org/028rypz17","country_code":"FR","type":"education","lineage":["https://openalex.org/I102197404"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["Universit\u00e9 Paris Sud 11, Orsay, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Paris Sud 11, Orsay, France","institution_ids":["https://openalex.org/I102197404"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5056146508"],"corresponding_institution_ids":["https://openalex.org/I102197404"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11012645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"245","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.812326967716217},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.8009395003318787},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7678326964378357},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7155622243881226},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.7131484150886536},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6940208077430725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5823604464530945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4226021468639374},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36825281381607056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27079781889915466},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11876970529556274},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.06138262152671814}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.812326967716217},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.8009395003318787},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7678326964378357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7155622243881226},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.7131484150886536},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6940208077430725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5823604464530945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4226021468639374},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36825281381607056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27079781889915466},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11876970529556274},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.06138262152671814},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1508128.1508167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04516452v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04516452","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPGA '09: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2009, Monterey California USA, France. pp.245-248, ⟨10.1145/1508128.1508167⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.699999988079071,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2008223847","https://openalex.org/W2069693029","https://openalex.org/W2082872335","https://openalex.org/W2097569130","https://openalex.org/W2104033302","https://openalex.org/W2138840350","https://openalex.org/W2165406695","https://openalex.org/W2275304190","https://openalex.org/W4232904085","https://openalex.org/W4233104582","https://openalex.org/W4245623567"],"related_works":["https://openalex.org/W2135584473","https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"the":[3,16,26,60,69],"performance":[4],"evaluation":[5],"of":[6,40],"two":[7],"new":[8],"diagonal":[9],"routing":[10,30],"tracks":[11],"in":[12,25,64],"FPGAs.":[13],"We":[14,36],"discuss":[15],"automatic":[17],"detailed":[18],"architecture":[19,44],"generation":[20],"issues":[21],"and":[22,29,56],"propose":[23],"changes":[24],"conventional":[27],"placement":[28],"to":[31],"suit":[32],"these":[33,43],"architectures":[34],"better.":[35],"conduct":[37],"a":[38],"series":[39],"experiments":[41],"on":[42],"with":[45],"MCNC":[46],"Benchmarks,":[47],"where":[48],"key":[49],"parameters":[50],"are":[51,62],"varied":[52],"over":[53],"practical":[54],"ranges":[55],"we":[57],"conclude":[58],"that":[59],"results":[61],"well":[63],"accordance,":[65],"as":[66],"predicted":[67],"by":[68],"theory.":[70]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}