{"id":"https://openalex.org/W2081967047","doi":"https://doi.org/10.1145/1508128.1508166","title":"Cholesky decomposition using fused datapath synthesis","display_name":"Cholesky decomposition using fused datapath synthesis","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2081967047","doi":"https://doi.org/10.1145/1508128.1508166","mag":"2081967047"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508166","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058306867","display_name":"S.S. Demirsoy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Suleyman S. Demirsoy","raw_affiliation_strings":["Altera UK, High Wycombe, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Altera UK, High Wycombe, United Kingdom","institution_ids":["https://openalex.org/I4210094575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Altera UK, High Wycombe, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Altera UK, High Wycombe, United Kingdom","institution_ids":["https://openalex.org/I4210094575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5058306867"],"corresponding_institution_ids":["https://openalex.org/I4210094575"],"apc_list":null,"apc_paid":null,"fwci":2.7422,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90145662,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9423320293426514},{"id":"https://openalex.org/keywords/cholesky-decomposition","display_name":"Cholesky decomposition","score":0.9405213594436646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7432031631469727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.627090334892273},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5555329322814941},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.545747697353363},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5399423241615295},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4373832046985626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32300859689712524},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2939876914024353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.226114422082901},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14193394780158997}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9423320293426514},{"id":"https://openalex.org/C34727166","wikidata":"https://www.wikidata.org/wiki/Q515375","display_name":"Cholesky decomposition","level":3,"score":0.9405213594436646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7432031631469727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.627090334892273},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5555329322814941},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.545747697353363},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5399423241615295},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4373832046985626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32300859689712524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2939876914024353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.226114422082901},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14193394780158997},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508166","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W114677020","https://openalex.org/W2096009801","https://openalex.org/W2106942255","https://openalex.org/W2142884709","https://openalex.org/W2154575740"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2403987929","https://openalex.org/W2039814159","https://openalex.org/W2006568360","https://openalex.org/W2374847384","https://openalex.org/W2081967047","https://openalex.org/W2106942255","https://openalex.org/W2123623986","https://openalex.org/W3028347934","https://openalex.org/W2185692674"],"abstract_inverted_index":{"In":[0],"this":[1,101],"paper":[2],"we":[3,58],"present":[4,46],"an":[5,27],"implementation":[6],"of":[7,34,37,70,100],"a":[8,42,47,109],"Cholesky":[9,87],"decomposition":[10],"core,":[11],"with":[12,26],"IEEE754":[13,111],"single":[14,43],"precision":[15],"arithmetic.":[16],"The":[17,68],"datapaths":[18],"are":[19],"generated":[20],"using":[21],"fused":[22,71],"datapath":[23,72],"synthesis,":[24],"created":[25],"experimental":[28],"floating":[29,38,76],"point":[30,39,77],"compiler":[31],"tool,":[32],"capable":[33],"fitting":[35],"hundreds":[36],"operators":[40],"into":[41],"device.":[44],"We":[45],"scalable":[48],"architecture":[49],"for":[50,62,74],"both":[51],"real":[52,66],"and":[53,82],"complex":[54],"matrixes,":[55],"on":[56],"which":[57],"will":[59,79,92],"report":[60],"results":[61,91],"up":[63],"to":[64,85,95,105],"128x128":[65],"matrices.":[67],"concepts":[69],"synthesis":[73],"FPGA":[75],"designs":[78],"be":[80,93],"reviewed,":[81],"the":[83,86,98],"application":[84],"algorithm":[88],"detailed.":[89],"Experimental":[90],"given":[94],"show":[96],"that":[97],"accuracy":[99],"method":[102],"is":[103],"superior":[104],"those":[106],"expected":[107],"from":[108],"traditional":[110],"core":[112],"based":[113],"design":[114],"flow.":[115]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}