{"id":"https://openalex.org/W2151791681","doi":"https://doi.org/10.1145/1508128.1508165","title":"SmartOpt","display_name":"SmartOpt","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2151791681","doi":"https://doi.org/10.1145/1508128.1508165","mag":"2151791681"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017420100","display_name":"Stephen Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Jang","raw_affiliation_strings":["Xilinx Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081212276","display_name":"Dennis Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210135016","display_name":"Xilinx (Canada)","ror":"https://ror.org/03qn4hk51","country_code":"CA","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210135016"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dennis Wu","raw_affiliation_strings":["Xilinx Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210135016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090230571","display_name":"Mark Jarvin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210135016","display_name":"Xilinx (Canada)","ror":"https://ror.org/03qn4hk51","country_code":"CA","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210135016"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mark Jarvin","raw_affiliation_strings":["Xilinx Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210135016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054152675","display_name":"Billy Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Billy Chan","raw_affiliation_strings":["Xilinx Inc., Toronto, ON, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Toronto, ON, Hong Kong","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074083231","display_name":"Kevin Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210135016","display_name":"Xilinx (Canada)","ror":"https://ror.org/03qn4hk51","country_code":"CA","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210135016"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kevin Chung","raw_affiliation_strings":["Xilinx Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210135016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of Californai, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Californai, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5017420100"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73274561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9323275089263916},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7804738283157349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7161995768547058},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7071661949157715},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5837575197219849},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5699910521507263},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4700447618961334},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4637743830680847},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4431276023387909},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4175414443016052},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4112052917480469},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3382495939731598},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12774917483329773},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08771350979804993}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9323275089263916},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7804738283157349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7161995768547058},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7071661949157715},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5837575197219849},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5699910521507263},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4700447618961334},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4637743830680847},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4431276023387909},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4175414443016052},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4112052917480469},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3382495939731598},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12774917483329773},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08771350979804993},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2118988958"],"related_works":["https://openalex.org/W4243305727","https://openalex.org/W2145339442","https://openalex.org/W3217774925","https://openalex.org/W1603048359","https://openalex.org/W3149311759","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"the":[3,80,84,98,112,134,157,177,186],"maximum":[4],"logic":[5,27],"capacity":[6],"of":[7,48,117,145],"each":[8],"successive":[9],"FPGA":[10,61],"family":[11],"has":[12,29],"been":[13,30,36],"increasing":[14,185],"by":[15,72,138,182,190],"more":[16],"than":[17],"50%,":[18],"which":[19,44,68],"motivates":[20],"scalable":[21],"solutions.":[22],"Meanwhile,":[23],"academic":[24,39,73],"research":[25],"in":[26,83,110,122],"synthesis":[28],"fruitful,":[31],"but":[32],"these":[33],"advances":[34],"have":[35],"demonstrated":[37],"on":[38],"architectures":[40,62],"and":[41,87,106,115,164],"benchmark":[42],"designs":[43],"are":[45],"not":[46],"representative":[47],"modern":[49],"industrial":[50,119,148],"FPGAs.":[51],"This":[52,93],"paper":[53],"presents":[54],"a":[55,64,143],"framework":[56],"(SmartOpt)":[57],"for":[58,104],"mapping":[59],"complex":[60],"to":[63,78,88,142,154,166],"simple":[65],"netlist":[66],"model,":[67],"can":[69],"be":[70],"supported":[71],"tools.":[74],"SmartOpt":[75],"was":[76,130],"applied":[77,141],"leverage":[79],"algorithms":[81],"implemented":[82],"ABC":[85],"package":[86],"study":[89],"their":[90],"relative":[91],"contributions.":[92],"work":[94],"is":[95,180],"integrated":[96],"into":[97],"Xilinx":[99,124],"ISE":[100],"11.1":[101],"software":[102],"flow":[103,129,136,159],"FPGAs":[105],"shows":[107],"significant":[108],"improvements":[109],"both":[111],"LUT":[113,178],"count":[114,179],"performance":[116],"large":[118,147],"circuits":[120],"described":[121],"HDL.":[123],"Synthesis":[125],"Technology":[126],"(XST)":[127],"reference":[128],"compared":[131],"experimentally":[132],"against":[133],"same":[135],"augmented":[137,158],"SmartOpt.":[139],"When":[140],"set":[144],"20":[146],"Virtex-5":[149],"benchmarks":[150],"ranging":[151],"from":[152],"17K":[153],"69K":[155],"6-LUTs,":[156],"produced":[160],"8.3%":[161],"fewer":[162],"LUTs":[163],"led":[165],"2.1%":[167],"higher":[168],"operating":[169,187],"frequency":[170,188],"while":[171,184],"keeping":[172],"runtimes":[173],"reasonable.":[174],"With":[175],"dual-LUT-merging,":[176],"reduced":[181],"22.7%,":[183],"only":[189],"0.7%.":[191]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}