{"id":"https://openalex.org/W2151553380","doi":"https://doi.org/10.1145/1508128.1508162","title":"Large-scale wire-speed packet classification on FPGAs","display_name":"Large-scale wire-speed packet classification on FPGAs","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2151553380","doi":"https://doi.org/10.1145/1508128.1508162","mag":"2151553380"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019507310","display_name":"Weirong Jiang","orcid":"https://orcid.org/0000-0002-4884-0848"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weirong Jiang","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":6.0357,"has_fulltext":false,"cited_by_count":95,"citation_normalized_percentile":{"value":0.97270228,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11598","display_name":"Internet Traffic Analysis and Secure E-voting","score":0.9412999749183655,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8529261350631714},{"id":"https://openalex.org/keywords/wire-speed","display_name":"Wire speed","score":0.6557761430740356},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6314132213592529},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6025084257125854},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.577754557132721},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46703454852104187},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.4462079107761383},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39385849237442017},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31328290700912476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2673512101173401},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15010643005371094},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09187886118888855}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8529261350631714},{"id":"https://openalex.org/C46788351","wikidata":"https://www.wikidata.org/wiki/Q571379","display_name":"Wire speed","level":2,"score":0.6557761430740356},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6314132213592529},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6025084257125854},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.577754557132721},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46703454852104187},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.4462079107761383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39385849237442017},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31328290700912476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2673512101173401},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15010643005371094},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09187886118888855}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1508128.1508162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.2185","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.2185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://halcyon.usc.edu/~pk/prasannawebsite/papers/p219-jiang.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1971289987","https://openalex.org/W1999064874","https://openalex.org/W2004522052","https://openalex.org/W2017443322","https://openalex.org/W2026164946","https://openalex.org/W2063773589","https://openalex.org/W2077688755","https://openalex.org/W2095952157","https://openalex.org/W2102778622","https://openalex.org/W2109574351","https://openalex.org/W2109666621","https://openalex.org/W2115477036","https://openalex.org/W2116298681","https://openalex.org/W2121509440","https://openalex.org/W2137145600","https://openalex.org/W2139587756","https://openalex.org/W2139751271","https://openalex.org/W2140025163","https://openalex.org/W2143377393","https://openalex.org/W2151517454","https://openalex.org/W2159669151","https://openalex.org/W2169553922","https://openalex.org/W4245742100"],"related_works":["https://openalex.org/W121858127","https://openalex.org/W2111241003","https://openalex.org/W2775143306","https://openalex.org/W4289329995","https://openalex.org/W2373574911","https://openalex.org/W2046727832","https://openalex.org/W4247895841","https://openalex.org/W2097742961","https://openalex.org/W2375218795","https://openalex.org/W2393010557"],"abstract_inverted_index":{"Multi-field":[0],"packet":[1,41,68,199],"classification":[2,42,200],"is":[3,100,110,127,138,149,195],"a":[4,9,30,61,167],"key":[5],"enabling":[6],"function":[7],"of":[8,11,19,32,81,106,116,166,190],"variety":[10],"network":[12],"applications,":[13],"such":[14],"as":[15],"firewall":[16],"processing,":[17],"Quality":[18],"Service":[20],"differentiation,":[21],"traffic":[22],"billing,":[23],"and":[24,59,140,172],"other":[25],"value":[26],"added":[27],"services.":[28],"Although":[29],"plethora":[31],"research":[33],"has":[34],"been":[35],"done":[36],"in":[37,77,163],"this":[38,193],"area,":[39],"wire-speed":[40,204],"while":[43,206],"supporting":[44,207],"large":[45],"rule":[46,75],"sets":[47],"remains":[48],"difficult.":[49],"This":[50],"paper":[51],"exploits":[52],"the":[53,72,78,82,91,97,104,132,146,188,196],"features":[54],"provided":[55],"by":[56],"current":[57,73],"FPGAs":[58],"proposes":[60],"decision-tree-based,":[62],"two-dimensional":[63],"dual-pipeline":[64],"architecture":[65,137,157],"for":[66,90,181],"multi-field":[67],"classification.":[69],"To":[70,187],"fit":[71],"largest":[74],"set":[76],"on-chip":[79,164],"memory":[80,98,133,165],"FPGA":[83],"device,":[84],"we":[85],"propose":[86],"several":[87],"optimization":[88],"techniques":[89],"state-of-the-art":[92],"decision-tree-based":[93],"algorithm,":[94],"so":[95],"that":[96,155,202],"requirement":[99],"almost":[101],"linear":[102,139],"with":[103],"number":[105,115],"rules.":[107,210],"Specialized":[108],"logic":[109],"developed":[111],"to":[112,130],"support":[113],"varying":[114],"branches":[117],"at":[118],"each":[119],"decision":[120],"tree":[121],"node.":[122],"A":[123],"tree-to-pipeline":[124],"mapping":[125],"scheme":[126],"carefully":[128],"designed":[129],"maximize":[131],"utilization.":[134],"Since":[135],"our":[136,156,191],"memory-based,":[141],"on-the-fly":[142],"update":[143],"without":[144],"disturbing":[145],"ongoing":[147],"operations":[148],"feasible.":[150],"The":[151],"implementation":[152],"results":[153],"show":[154],"can":[158],"store":[159],"10K":[160,208],"real-life":[161],"rules":[162],"single":[168],"Xilinx":[169],"Virtex-5":[170],"FPGA,":[171],"sustain":[173],"80":[174],"Gbps":[175],"(i.e.":[176],"2x":[177],"OC-768":[178],"rate)":[179],"throughput":[180,205],"minimum":[182],"size":[183],"(40":[184],"bytes)":[185],"packets.":[186],"best":[189],"knowledge,":[192],"work":[194],"first":[197],"FPGA-based":[198],"engine":[201],"achieves":[203],"unique":[209]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":10}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}