{"id":"https://openalex.org/W2131696304","doi":"https://doi.org/10.1145/1508128.1508156","title":"Wirelength modeling for homogeneous and heterogeneous FPGA architectural development","display_name":"Wirelength modeling for homogeneous and heterogeneous FPGA architectural development","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2131696304","doi":"https://doi.org/10.1145/1508128.1508156","mag":"2131696304"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045144421","display_name":"Alastair Smith","orcid":"https://orcid.org/0000-0002-5291-1442"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alastair M. Smith","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022760732","display_name":"Joydip Das","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joydip Das","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.7328,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.98680082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9150434732437134},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8800696134567261},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.8234411478042603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6862285733222961},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6476665735244751},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6081664562225342},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.48434245586395264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4775867462158203},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46019673347473145},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.44999751448631287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4462496042251587},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12089088559150696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.058950990438461304}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9150434732437134},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8800696134567261},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.8234411478042603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6862285733222961},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6476665735244751},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6081664562225342},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.48434245586395264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4775867462158203},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46019673347473145},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.44999751448631287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4462496042251587},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12089088559150696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.058950990438461304},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1508128.1508156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.224.9556","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.224.9556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Estevew/papers/pdf/fpga09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320319880","display_name":"Government of Canada","ror":"https://ror.org/010q4q527"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1590243758","https://openalex.org/W1970296212","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W2010988671","https://openalex.org/W2011786775","https://openalex.org/W2028954821","https://openalex.org/W2029853052","https://openalex.org/W2039288205","https://openalex.org/W2051503913","https://openalex.org/W2069712919","https://openalex.org/W2098002104","https://openalex.org/W2105715355","https://openalex.org/W2108073851","https://openalex.org/W2110265185","https://openalex.org/W2113645429","https://openalex.org/W2119916477","https://openalex.org/W2143067779","https://openalex.org/W2146306637","https://openalex.org/W2151872233","https://openalex.org/W2170245550","https://openalex.org/W2173609013"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2366554144","https://openalex.org/W2024574431","https://openalex.org/W2014521732","https://openalex.org/W1612076744","https://openalex.org/W3012528295","https://openalex.org/W2105249210"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,12,20],"analytical":[4],"model":[5,34,81],"that":[6],"relates":[7,35],"the":[8,15,33,36,39,43,50,56,61,67,80],"architectural":[9,84],"parameters":[10],"of":[11,19,45,60,69,79],"FPGA":[13,21,83],"to":[14,49,82],"average":[16],"prerouting":[17],"wirelength":[18],"implementation.":[22],"Both":[23],"homogeneous":[24,31],"and":[25,42,58],"heterogeneous":[26,54],"FPGAs":[27],"are":[28,86],"considered.":[29,76],"For":[30,53],"FPGAs,":[32,55],"lookup-table":[37],"size,":[38,41],"cluster":[40,48],"number":[44,57,68],"inputs":[46],"per":[47],"expected":[51],"wirelength.":[52],"positioning":[59],"embedded":[62,73],"blocks,":[63],"as":[64,66],"well":[65],"pins":[70],"on":[71],"each":[72],"block":[74],"is":[75],"Two":[77],"applications":[78],"design":[85],"also":[87],"presented.":[88]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}