{"id":"https://openalex.org/W2120624822","doi":"https://doi.org/10.1145/1508128.1508152","title":"Scalable don't-care-based logic optimization and resynthesis","display_name":"Scalable don't-care-based logic optimization and resynthesis","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2120624822","doi":"https://doi.org/10.1145/1508128.1508152","mag":"2120624822"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508152","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I134446601","display_name":"Berkeley College","ror":"https://ror.org/02xewxa75","country_code":"US","type":"education","lineage":["https://openalex.org/I134446601"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["UC Berkeley, Berkeley, USA","UC-Berkeley, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"UC Berkeley, Berkeley, USA","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]},{"raw_affiliation_string":"UC-Berkeley, Berkeley, USA","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I134446601","display_name":"Berkeley College","ror":"https://ror.org/02xewxa75","country_code":"US","type":"education","lineage":["https://openalex.org/I134446601"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["UC Berkeley, Berkeley, USA","UC-Berkeley, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"UC Berkeley, Berkeley, USA","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]},{"raw_affiliation_string":"UC-Berkeley, Berkeley, USA","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jie-Hong Roland Jiang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan Roc","National Taiwan University, Taipei, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan Roc","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan, ROC","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017420100","display_name":"Stephen Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Jang","raw_affiliation_strings":["Xilinx Inc., San Jose, USA","Xilinx, Inc., San Jose, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., San Jose, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx, Inc., San Jose, USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110450560"],"corresponding_institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":5.6824,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.96262187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7632155418395996},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6297848224639893},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.561412513256073},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48135215044021606},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4796712398529053},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4769262671470642},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.47104811668395996},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4545901417732239},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43559902906417847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42573535442352295},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41452154517173767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3786011040210724},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.347992479801178},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1357542872428894},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0840107798576355}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7632155418395996},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6297848224639893},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.561412513256073},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48135215044021606},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4796712398529053},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4769262671470642},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.47104811668395996},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4545901417732239},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43559902906417847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42573535442352295},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41452154517173767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3786011040210724},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.347992479801178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1357542872428894},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0840107798576355},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508152","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W145561974","https://openalex.org/W169157382","https://openalex.org/W1510368738","https://openalex.org/W1511688816","https://openalex.org/W1518705996","https://openalex.org/W1523051745","https://openalex.org/W1549820563","https://openalex.org/W1905608265","https://openalex.org/W1965259933","https://openalex.org/W2025617772","https://openalex.org/W2028027538","https://openalex.org/W2035561773","https://openalex.org/W2037931040","https://openalex.org/W2040632328","https://openalex.org/W2060407451","https://openalex.org/W2063730370","https://openalex.org/W2095698047","https://openalex.org/W2098667711","https://openalex.org/W2100465945","https://openalex.org/W2100921984","https://openalex.org/W2100955320","https://openalex.org/W2119719053","https://openalex.org/W2120223433","https://openalex.org/W2125803098","https://openalex.org/W2130349975","https://openalex.org/W2145199041","https://openalex.org/W2147971753","https://openalex.org/W2155289750","https://openalex.org/W2166795801","https://openalex.org/W6630511988","https://openalex.org/W6630973549","https://openalex.org/W6682904277"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W4251323573","https://openalex.org/W4246197519","https://openalex.org/W1984491986","https://openalex.org/W2053477566","https://openalex.org/W4252245464","https://openalex.org/W2141712138","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W2072840391"],"abstract_inverted_index":{"We":[0],"describe":[1],"an":[2],"optimization":[3,38],"method":[4],"for":[5,54,83,144],"combinational":[6],"and":[7,15,40,60,76,119,131,138,146,169,176,193],"sequential":[8],"logic":[9,28,132,170],"networks,":[10],"with":[11],"emphasis":[12],"on":[13,45,106,181],"scalability":[14],"the":[16,98,128,166],"scope":[17],"of":[18,26,37,92,157],"optimization.":[19],"The":[20,48,141,195],"proposed":[21],"resynthesis":[22],"(a)":[23],"is":[24,31,134,148,172,198],"capable":[25],"substantial":[27,115,189],"restructuring,":[29],"(b)":[30],"customizable":[32],"to":[33,78,123,154,163],"solve":[34],"a":[35,55,58,73,80,84,155],"variety":[36],"tasks,":[39],"(c)":[41],"has":[42],"reasonable":[43],"runtime":[44,143,197],"industrial":[46,159],"designs.":[47],"approach":[49],"uses":[50,72],"don't":[51,66],"cares":[52,67],"computed":[53],"window":[56,99],"surrounding":[57],"node":[59],"can":[61,88],"take":[62],"into":[63],"account":[64],"external":[65],"(e.g.":[68],"unreachable":[69],"states).":[70],"It":[71],"SAT":[74],"solver":[75],"interpolation":[77],"find":[79],"new":[81],"representation":[82,87],"node.":[85],"This":[86],"be":[89],"in":[90,97,117,191],"terms":[91],"inputs":[93],"from":[94],"other":[95],"nodes":[96],"thus":[100],"effecting":[101],"Boolean":[102],"re-substitution.":[103],"Experimental":[104,179],"results":[105,180],"6-input":[107,182],"LUT":[108,129,167,183],"networks":[109,184],"after":[110,185],"high":[111],"effort":[112],"synthesis":[113,145,187],"show":[114,188],"reductions":[116,190],"area":[118,192],"delay.":[120,194],"When":[121,152],"applied":[122,153],"20":[124],"large":[125],"academic":[126],"benchmarks,":[127],"count":[130,168],"level":[133,171],"reduced":[135,173],"by":[136,174],"45.0%":[137],"12.2%,":[139],"respectively.":[140,178],"longest":[142,196],"mapping":[147],"about":[149,199],"two":[150],"minutes.":[151,201],"set":[156],"14":[158],"benchmarks":[160],"ranging":[161],"up":[162],"83K":[164],"6-LUTs,":[165],"11.8%":[175],"16.5%,":[177],"high-effort":[186],"30":[200]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}