{"id":"https://openalex.org/W2081823394","doi":"https://doi.org/10.1145/1508128.1508149","title":"Making good points","display_name":"Making good points","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2081823394","doi":"https://doi.org/10.1145/1508128.1508149","mag":"2081823394"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508149","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089654888","display_name":"David Sheldon","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Sheldon","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":1.0974,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.76413983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7756215333938599},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.6546590924263},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6307915449142456},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5695139169692993},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.5451896786689758},{"id":"https://openalex.org/keywords/pareto-analysis","display_name":"Pareto analysis","score":0.5093865990638733},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47935253381729126},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4410545825958252},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4243185818195343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.421461820602417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3636455833911896},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.10781171917915344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7756215333938599},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.6546590924263},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6307915449142456},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5695139169692993},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.5451896786689758},{"id":"https://openalex.org/C118127601","wikidata":"https://www.wikidata.org/wiki/Q3797610","display_name":"Pareto analysis","level":3,"score":0.5093865990638733},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47935253381729126},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4410545825958252},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4243185818195343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.421461820602417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3636455833911896},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.10781171917915344},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508149","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1485245098","https://openalex.org/W1540027087","https://openalex.org/W1585939719","https://openalex.org/W1601927780","https://openalex.org/W2076315555","https://openalex.org/W2099892678","https://openalex.org/W2106334424","https://openalex.org/W2120429086","https://openalex.org/W2147770312","https://openalex.org/W2148949838","https://openalex.org/W2151676061"],"related_works":["https://openalex.org/W2128469014","https://openalex.org/W2174830943","https://openalex.org/W2224753180","https://openalex.org/W2906835357","https://openalex.org/W1896002061","https://openalex.org/W2651119350","https://openalex.org/W2996717348","https://openalex.org/W2096994867","https://openalex.org/W4213113466","https://openalex.org/W4316088261"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"commonly":[4],"implement":[5],"system":[6,76],"architectures":[7],"composed":[8],"from":[9,143],"soft-core":[10],"configurable":[11,18,25,30,45,203,207,211],"components,":[12],"such":[13],"as":[14],"a":[15,22,29,61,67,75,110],"cache":[16],"with":[17,24],"size":[19],"or":[20,28,119,164],"associativity,":[21],"processor":[23],"datapath":[26],"units,":[27],"network-on-chip":[31],"connecting":[32],"dozens":[33],"of":[34,70,74,82,104,146,154,184],"processors.":[35],"Configurable":[36],"components":[37,46],"increasingly":[38],"exist":[39],"even":[40],"on":[41,52,138,201],"pre-fabricated":[42],"platforms.":[43],"Tuning":[44],"to":[47,56,66,84,87,115],"the":[48,53,71,144,152,188,210],"particular":[49,57,78],"application":[50],"running":[51,172],"architecture":[54],"and":[55,149,209],"design":[58,90],"constraints":[59],"represents":[60],"challenging":[62],"task":[63],"often":[64],"left":[65],"designer.":[68],"Knowledge":[69],"Pareto-optimal":[72],"points":[73,100,170],"for":[77,92,97,133,151],"applications":[79],"can":[80],"be":[81],"benefit":[83],"designers":[85],"seeking":[86],"make":[88],"appropriate":[89],"tradeoffs":[91],"given":[93],"constraints.":[94],"Previous":[95],"methods":[96,141],"generating":[98],"Pareto":[99,135,156,161,169],"required":[101],"extensive":[102],"knowledge":[103,183],"an":[105,131,195],"architecture's":[106],"parameter":[107,185],"interdependencies,":[108],"used":[109,120],"simplistic":[111],"approach":[112,189],"that":[113,124],"failed":[114],"find":[116],"many":[117],"parameters,":[118],"randomized":[121,177],"search":[122,178],"algorithms":[123],"may":[125],"have":[126],"long":[127],"runtimes.":[128],"We":[129,198],"introduce":[130],"algorithm":[132,166],"finding":[134,155],"points,":[136],"based":[137],"statistically":[139],"rigorous":[140],"derived":[142],"Design":[145],"Experiments":[147],"paradigm":[148],"extended":[150],"purpose":[153],"points.":[157],"The":[158],"resulting":[159],"DoE-based":[160],"point":[162],"Generator,":[163],"DPG,":[165],"finds":[167],"thorough":[168],"while":[171],"3":[173],"times":[174],"faster":[175],"than":[176],"algorithms,":[179],"without":[180],"requiring":[181],"designer":[182],"interdependencies--in":[186],"fact,":[187],"determines":[190],"those":[191],"interdependencies":[192],"automatically,":[193],"representing":[194],"added":[196],"bonus.":[197],"demonstrate":[199],"DPG":[200],"Platune's":[202],"processor-bus-cache":[204],"system-on-chip,":[205],"Noxim's":[206],"network-on-chip,":[208],"Microblaze":[212],"FPGA":[213],"processor.":[214]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}