{"id":"https://openalex.org/W2037761436","doi":"https://doi.org/10.1145/1508128.1508137","title":"A comparison of via-programmable gate array logic cell circuits","display_name":"A comparison of via-programmable gate array logic cell circuits","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2037761436","doi":"https://doi.org/10.1145/1508128.1508137","mag":"2037761436"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110651248","display_name":"Thomas Chau","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Thomas C.P. Chau","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Philip H.W. Leong","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082943094","display_name":"Sam M. H. Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Sam M.H. Ho","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111752547","display_name":"Brian Pui-Chun Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Brian P.W. Chan","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100867905","display_name":"Steve C. L. Yuen","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Steve C.L. Yuen","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079113041","display_name":"Kong\u2010Pang Pun","orcid":"https://orcid.org/0000-0001-7736-0811"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Kong-Pang Pun","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036283220","display_name":"Oliver C. S. Choy","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Oliver C.S. Choy","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102009436","display_name":"Xinan Wang","orcid":"https://orcid.org/0000-0003-1458-8258"},"institutions":[{"id":"https://openalex.org/I4210128628","display_name":"Peking University Shenzhen Hospital","ror":"https://ror.org/03kkjyb15","country_code":"CN","type":"healthcare","lineage":["https://openalex.org/I4210128628"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinan Wang","raw_affiliation_strings":["Peking University Shenzhen Graduate School, Shenzhen, China","Peking university, Shenzhen graduate school, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I4210128628"]},{"raw_affiliation_string":"Peking university, Shenzhen graduate school, Shenzhen, China","institution_ids":["https://openalex.org/I4210128628"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9125,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.90395908,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.6358692049980164},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6243355870246887},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5799945592880249},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5788683295249939},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5188011527061462},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5179575681686401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.513626754283905},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4480283856391907},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4473131597042084},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4395594000816345},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.43093788623809814},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4214276671409607},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3881694972515106},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3402674198150635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.329393208026886},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.29274535179138184},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2587038576602936},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.188847154378891},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07410907745361328}],"concepts":[{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.6358692049980164},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6243355870246887},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5799945592880249},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5788683295249939},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5188011527061462},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5179575681686401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.513626754283905},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4480283856391907},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4473131597042084},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4395594000816345},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.43093788623809814},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4214276671409607},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3881694972515106},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3402674198150635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.329393208026886},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.29274535179138184},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2587038576602936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.188847154378891},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07410907745361328}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1508128.1508137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.8042","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.8042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/~phwl/mt/public/archives/papers/sasic_fpga09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321920","display_name":"Innovation and Technology Commission","ror":"https://ror.org/04vf9tr09"},{"id":"https://openalex.org/F4320329815","display_name":"Hong Kong Government","ror":"https://ror.org/034179816"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1495414726","https://openalex.org/W1523051745","https://openalex.org/W1977850862","https://openalex.org/W2000260960","https://openalex.org/W2109887272","https://openalex.org/W2116075993","https://openalex.org/W2135955108","https://openalex.org/W2137530134","https://openalex.org/W2139569078","https://openalex.org/W2152649261","https://openalex.org/W2166135813","https://openalex.org/W2185377952","https://openalex.org/W2188838890"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W3022525969","https://openalex.org/W1904803855","https://openalex.org/W2054740893","https://openalex.org/W2466591189","https://openalex.org/W1486319300"],"abstract_inverted_index":{"Via-programmable":[0],"gate":[1,16,42],"arrays":[2,17],"(VPGAs)":[3],"offer":[4],"a":[5,33,60],"middle":[6],"ground":[7],"between":[8],"application":[9],"specific":[10],"integrated":[11],"circuits":[12],"and":[13,26,52,75,87],"field":[14],"programmable":[15],"in":[18],"terms":[19],"of":[20,62],"flexibility,":[21],"manufactuing":[22],"cost,":[23],"speed,":[24],"power":[25,99],"area.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"present":[32],"novel":[34],"VPGA":[35],"logic":[36,41],"cell,":[37],"the":[38,92,97],"complementary":[39],"universal":[40],"(CULG)":[43],"which":[44],"can":[45],"be":[46],"used":[47],"to":[48,82,91],"implement":[49],"both":[50],"sequential":[51],"combinatorial":[53],"elements.":[54],"Its":[55],"performance":[56],"is":[57,80],"compared":[58],"with":[59,72],"number":[61],"other":[63,93],"designs":[64,94],"including":[65],"transmission":[66],"gate,":[67,74],"differential":[68],"cascode":[69],"voltage":[70],"switch":[71],"pass":[73],"standard":[76],"cell.":[77],"The":[78],"CULG":[79],"found":[81],"have":[83],"comparable":[84],"power-delay":[85],"product":[86],"process":[88],"variation":[89],"sensitivity":[90],"while":[95],"offering":[96],"lowest":[98],"consumption.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}