{"id":"https://openalex.org/W1968704626","doi":"https://doi.org/10.1145/1508128.1508131","title":"Towards automated ECOs in FPGAs","display_name":"Towards automated ECOs in FPGAs","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W1968704626","doi":"https://doi.org/10.1145/1508128.1508131","mag":"1968704626"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508131","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I4210150916","display_name":"Alterra Power (Canada)","ror":"https://ror.org/04kzfav20","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210150916"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["Altera Corporation, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210150916"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111477668","display_name":"Sean Safarpour","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sean Safarpour","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3777,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89414768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9538394212722778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.812762975692749},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7130845785140991},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6416609287261963},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.611391007900238},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5489020943641663},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46661749482154846},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.44883933663368225},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4133203625679016},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35365816950798035},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20443663001060486}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9538394212722778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.812762975692749},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7130845785140991},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6416609287261963},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.611391007900238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5489020943641663},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46661749482154846},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.44883933663368225},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4133203625679016},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35365816950798035},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20443663001060486}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508131","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322015","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1510368738","https://openalex.org/W1608751254","https://openalex.org/W1965259933","https://openalex.org/W2004831359","https://openalex.org/W2042813319","https://openalex.org/W2076489945","https://openalex.org/W2109897780","https://openalex.org/W2120223433","https://openalex.org/W2142785340","https://openalex.org/W2156374473","https://openalex.org/W2160444875","https://openalex.org/W2164038636","https://openalex.org/W4245603317"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2145339442","https://openalex.org/W2518118925","https://openalex.org/W4243305727","https://openalex.org/W3217774925","https://openalex.org/W3208151864","https://openalex.org/W2123076670","https://openalex.org/W2126475478","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"During":[0],"the":[1,38,58,75,88,95,99,103,135,166,179,188],"FPGA":[2],"design":[3],"flow,":[4],"engineering":[5,39],"change":[6],"orders":[7],"(ECOs)":[8],"have":[9],"become":[10],"an":[11,54,70],"essential":[12],"methodology":[13],"to":[14,30,73,116,146,178],"apply":[15,46,160],"late-stage":[16,129],"specification":[17],"changes":[18,131],"and":[19,62,190],"bug":[20],"fixes.":[21],"ECOs":[22,47,161],"are":[23,27],"beneficial":[24],"since":[25],"they":[26],"applied":[28,145],"directly":[29],"a":[31,49,66,81,91,109,118,175],"place-and-routed":[32,136],"netlist":[33],"which":[34,52,84],"preserves":[35],"most":[36],"of":[37,90,121,165,187],"effort":[40,106],"invested":[41],"previously.":[42],"Unfortunately,":[43],"designers":[44],"often":[45],"in":[48,162],"manual":[50,105],"fashion":[51],"has":[53],"unpredictable":[55],"impact":[56,177],"on":[57,149,183],"design's":[59],"final":[60],"correctness":[61],"end":[63],"costs.":[64],"As":[65],"solution,":[67],"we":[68,79,153],"introduce":[69,80],"automated":[71],"method":[72],"tackle":[74],"ECO":[76],"problem.":[77],"Specifically,":[78],"resynthesis":[82],"technique":[83,112,125,171],"can":[85,126,158],"automatically":[86,159],"update":[87],"functionality":[89],"circuit":[92,180],"by":[93,108],"leveraging":[94],"existing":[96],"logic":[97],"within":[98],"design;":[100],"thereby":[101],"removing":[102],"inefficient":[104],"required":[107],"designer.":[110],"Our":[111],"is":[113,140],"robust":[114],"enough":[115],"handle":[117],"wide":[119],"range":[120],"changes.":[122],"Furthermore,":[123,169],"our":[124,156,170],"successfully":[127],"make":[128],"functional":[130],"while":[132],"minimally":[133],"perturbing":[134],"netlist:":[137],"something":[138],"that":[139,155],"necessary":[141],"for":[142],"ECOs.":[143],"When":[144],"several":[147],"benchmarks":[148],"Altera's":[150],"Stratix":[151],"architecture,":[152],"show":[154],"approach":[157],"over":[163,185],"80%":[164],"cases":[167],"presented.":[168],"does":[172],"this":[173],"with":[174],"minimal":[176],"performance":[181],"where":[182],"average":[184],"90%":[186],"placement":[189],"routing":[191],"wires":[192],"remain":[193],"unchanged.":[194]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}