{"id":"https://openalex.org/W2060004823","doi":"https://doi.org/10.1145/1508128.1508129","title":"Emerging application domains","display_name":"Emerging application domains","publication_year":2009,"publication_date":"2009-02-22","ids":{"openalex":"https://openalex.org/W2060004823","doi":"https://doi.org/10.1145/1508128.1508129","mag":"2060004823"},"language":"en","primary_location":{"id":"doi:10.1145/1508128.1508129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102812429"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07246661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7757543325424194},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7231115102767944},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6795415878295898},{"id":"https://openalex.org/keywords/cornerstone","display_name":"Cornerstone","score":0.6248823404312134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5767855048179626},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5736256837844849},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5320013165473938},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5243045091629028},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.45442843437194824},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.44912198185920715},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.42385274171829224},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.421689510345459},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3950861096382141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3608154058456421},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.3296281397342682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3209408223628998},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28488966822624207},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18807396292686462},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.18130254745483398},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10699361562728882}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7757543325424194},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7231115102767944},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6795415878295898},{"id":"https://openalex.org/C2780616401","wikidata":"https://www.wikidata.org/wiki/Q1133673","display_name":"Cornerstone","level":2,"score":0.6248823404312134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5767855048179626},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5736256837844849},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5320013165473938},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5243045091629028},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.45442843437194824},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.44912198185920715},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.42385274171829224},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.421689510345459},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3950861096382141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3608154058456421},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.3296281397342682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3209408223628998},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28488966822624207},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18807396292686462},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.18130254745483398},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10699361562728882},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1508128.1508129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1508128.1508129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W2376859467","https://openalex.org/W3022525969","https://openalex.org/W4389045693","https://openalex.org/W2014165129","https://openalex.org/W2519750906","https://openalex.org/W2466591189"],"abstract_inverted_index":{"Communications":[0],"infrastructure,":[1],"data":[2],"processing":[3],"and":[4,36,50,60,63,74,117],"industrial":[5],"electronics":[6],"are":[7,18],"the":[8,19,30,38,54,61,75,91,98,107],"cornerstone":[9],"application":[10,20,26,56],"areas":[11,27,57],"for":[12,58,110],"programmable":[13,33,39,72],"logic":[14,34],"today.":[15],"But":[16],"what":[17],"domains":[21],"of":[22,32,90,106],"tomorrow?":[23],"What":[24],"nascent":[25],"could":[28],"explode":[29],"growth":[31],"usage":[35],"expand":[37],"market?":[40],"In":[41],"this":[42],"workshop,":[43],"we":[44],"will":[45,69],"hear":[46],"speakers":[47],"from":[48],"industry":[49],"academia":[51],"talk":[52],"about":[53],"emerging":[55],"FPGAs":[59],"challenges":[62],"opportunities":[64],"in":[65,97],"these":[66],"areas.":[67],"We":[68],"consider":[70],"how":[71],"hardware":[73],"associated":[76],"tools":[77],"should":[78],"be":[79],"enhanced":[80],"to":[81,84,94],"become":[82],"better-suited":[83],"tomorrow's":[85],"applications.":[86,118],"The":[87],"overarching":[88],"aim":[89],"workshop":[92],"is":[93],"seed":[95],"ideas":[96],"research":[99,112],"community":[100],"by":[101],"giving":[102],"an":[103],"applications":[104],"perspective":[105],"fertile":[108],"topics":[109],"future":[111],"on":[113],"FPGA":[114],"architecture,":[115],"CAD":[116]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}