{"id":"https://openalex.org/W2120249721","doi":"https://doi.org/10.1145/1504176.1504218","title":"A compiler and runtime system for enabling data mining applications on gpus","display_name":"A compiler and runtime system for enabling data mining applications on gpus","publication_year":2009,"publication_date":"2009-02-14","ids":{"openalex":"https://openalex.org/W2120249721","doi":"https://doi.org/10.1145/1504176.1504218","mag":"2120249721"},"language":"en","primary_location":{"id":"doi:10.1145/1504176.1504218","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1504176.1504218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100695928","display_name":"Wenjing Ma","orcid":"https://orcid.org/0000-0002-1795-4498"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenjing Ma","raw_affiliation_strings":["The Ohio State University, Columbus, OH, USA","The Ohio State University, Columbus, OH, USA.;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"The Ohio State University, Columbus, OH, USA.;","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025342178","display_name":"Gagan Agrawal","orcid":"https://orcid.org/0000-0002-2923-5327"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gagan Agrawal","raw_affiliation_strings":["The Ohio State University, Columbus, OH, USA","The Ohio State University, Columbus, OH, USA.;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"The Ohio State University, Columbus, OH, USA.;","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8043,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74470098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.9282146692276001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8567534685134888},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7091161012649536},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6735501289367676},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6416739225387573},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5490517616271973},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5412222146987915},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.5214406847953796},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.48669010400772095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3893483579158783},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21122592687606812},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12839221954345703}],"concepts":[{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.9282146692276001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8567534685134888},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7091161012649536},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6735501289367676},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6416739225387573},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5490517616271973},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5412222146987915},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.5214406847953796},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.48669010400772095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3893483579158783},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21122592687606812},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12839221954345703},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1504176.1504218","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1504176.1504218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1971784203","https://openalex.org/W2153185479","https://openalex.org/W2319660501","https://openalex.org/W6770641979"],"related_works":["https://openalex.org/W2135947393","https://openalex.org/W4296337698","https://openalex.org/W2286036252","https://openalex.org/W2128546436","https://openalex.org/W2008492897","https://openalex.org/W2126026097","https://openalex.org/W4254940814","https://openalex.org/W2078506291","https://openalex.org/W2016563136","https://openalex.org/W3156477716"],"abstract_inverted_index":{"With":[0],"increasing":[1,24],"need":[2],"for":[3,44],"accelerating":[4],"data":[5,9,13,107],"mining":[6],"and":[7,15,29,33,93,112],"scientific":[8],"analysis":[10],"on":[11,73],"large":[12],"sets,":[14],"less":[16],"chance":[17],"to":[18],"improve":[19],"processor":[20],"performance":[21],"by":[22,57],"simply":[23],"clock":[25],"frequencies,":[26],"multi-core":[27],"architectures":[28],"accelerators":[30],"like":[31],"FPGAs":[32],"GPUs":[34,84],"have":[35],"become":[36],"popular.":[37],"A":[38],"recent":[39],"development":[40,69],"in":[41,81],"using":[42],"GPU":[43,61],"general":[45],"computing":[46],"has":[47],"been":[48],"the":[49,68,83],"release":[50],"of":[51,70,95,114],"CUDA":[52,59,88],"(Compute":[53],"Unified":[54],"Device":[55],"Architecture)":[56],"NVIDIA.":[58],"allows":[60],"programming":[62,82,92],"with":[63,85],"Clanguage-like":[64],"features,":[65],"thus":[66],"easing":[67],"non-graphics":[71],"applications":[72],"a":[74],"GPU.":[75],"However,":[76],"several":[77],"challenges":[78],"still":[79],"remain":[80],"CUDA,":[86],"because":[87],"involves":[89],"explicit":[90],"parallel":[91],"management":[94],"its":[96],"complex":[97],"memory":[98],"hierarchy,":[99],"as":[100,102],"well":[101],"allocating":[103],"device":[104],"memory,":[105,111],"moving":[106],"between":[108],"CPU":[109],"anddevice":[110],"specification":[113],"thread":[115],"grid":[116],"configurations.":[117]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}