{"id":"https://openalex.org/W1970947264","doi":"https://doi.org/10.1145/1504176.1504178","title":"Multi-core demands multi-interfaces","display_name":"Multi-core demands multi-interfaces","publication_year":2009,"publication_date":"2009-02-14","ids":{"openalex":"https://openalex.org/W1970947264","doi":"https://doi.org/10.1145/1504176.1504178","mag":"1970947264"},"language":"en","primary_location":{"id":"doi:10.1145/1504176.1504178","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1504176.1504178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070360563","display_name":"Yale N. Patt","orcid":"https://orcid.org/0009-0004-8704-8249"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yale N. Patt","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA","The University of Texas At Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The University of Texas At Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070360563"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06295017,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.908484697341919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7291123867034912},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.6701012253761292},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5496668219566345},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4952782690525055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48911529779434204},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4586924910545349},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.44636955857276917},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.441133588552475},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3537815809249878},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21268108487129211},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09952566027641296}],"concepts":[{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.908484697341919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7291123867034912},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.6701012253761292},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5496668219566345},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4952782690525055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48911529779434204},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4586924910545349},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.44636955857276917},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.441133588552475},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3537815809249878},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21268108487129211},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09952566027641296},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1504176.1504178","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1504176.1504178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3089428898","https://openalex.org/W2989726455","https://openalex.org/W2155549897","https://openalex.org/W2017977262","https://openalex.org/W2379153735","https://openalex.org/W2394832105","https://openalex.org/W2119024804","https://openalex.org/W2045944626","https://openalex.org/W2039421818","https://openalex.org/W2249354651"],"abstract_inverted_index":{"The":[0,40],"challenge":[1],"for":[2,165],"the":[3,17,43,48,53,60,63,66,85,106,122,127,157,166],"microarchitect":[4],"has":[5],"always":[6],"been":[7],"(with":[8],"very":[9],"few":[10],"notable":[11],"domain-specific":[12],"exceptions)":[13],"how":[14,125],"to":[15,58,75,110,130,135,137,150],"translate":[16],"continually":[18],"increasing":[19],"processing":[20],"power":[21],"provided":[22],"by":[23],"Moore's":[24],"Law":[25],"into":[26,32],"increased":[27],"performance,":[28],"or":[29],"more":[30],"recently":[31],"similar":[33],"performance":[34,61],"at":[35],"lower":[36],"cost":[37],"in":[38,42,55],"energy.":[39],"mechanisms":[41],"past":[44],"(almost":[45],"entirely)":[46],"kept":[47],"interface":[49,129],"intact":[50],"and":[51,77,124,161],"used":[52],"increase":[54],"transistor":[56,107],"count":[57,108],"improve":[59],"of":[62,65,140,159],"microarchitecture":[64],"uniprocessor.":[67],"When":[68],"that":[69,87],"became":[70],"too":[71,98],"hard,":[72],"we":[73,94,112,133,148],"went":[74],"larger":[76,78],"on-chip":[79],"caches.":[80],"Both":[81],"are":[82,89,113],"consistent":[83],"with":[84,97,115,155],"notion":[86,158],"abstractions":[88],"good.":[90],"At":[91],"some":[92],"point,":[93],"got":[95],"overwhelmed":[96],"many":[99],"transistors;":[100],"predictably,":[101],"multi-core":[102],"was":[103],"born.":[104],"As":[105],"continues":[109],"skyrocket,":[111],"faced":[114],"two":[116],"questions:":[117],"what":[118,141],"should":[119,126],"be":[120],"on":[121],"chip,":[123],"software":[128],"it.":[131],"If":[132],"expect":[134],"continue":[136],"take":[138],"advantage":[139],"process":[142],"technology":[143],"is":[144],"providing,":[145],"I":[146],"think":[147],"need":[149],"do":[151],"several":[152],"things,":[153],"starting":[154],"rethinking":[156],"abstraction":[160],"providing":[162],"multiple":[163],"interfaces":[164],"programmer.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}