{"id":"https://openalex.org/W2113788392","doi":"https://doi.org/10.1145/1500676.1500746","title":"Reconfigurable architectures for VLSI processing arrays","display_name":"Reconfigurable architectures for VLSI processing arrays","publication_year":1983,"publication_date":"1983-01-01","ids":{"openalex":"https://openalex.org/W2113788392","doi":"https://doi.org/10.1145/1500676.1500746","mag":"2113788392"},"language":"en","primary_location":{"id":"doi:10.1145/1500676.1500746","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1500676.1500746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 16-19, 1983, national computer conference on - AFIPS '83","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109877399","display_name":"Mariagiovanna Sami","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mariagiovanna Sami","raw_affiliation_strings":["Politechnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politechnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020591837","display_name":"R. Stefanelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Renato Stefanelli","raw_affiliation_strings":["Politechnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politechnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109877399"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.8194,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.75425459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"565","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8829237222671509},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8756908178329468},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.7923023104667664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7017974853515625},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6743562817573547},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6685739159584045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46754971146583557},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44602715969085693},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4343525767326355},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36639511585235596},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35860440135002136},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.30866339802742004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1717599630355835}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8829237222671509},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8756908178329468},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.7923023104667664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7017974853515625},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6743562817573547},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6685739159584045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46754971146583557},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44602715969085693},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4343525767326355},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36639511585235596},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35860440135002136},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30866339802742004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1717599630355835},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1500676.1500746","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1500676.1500746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 16-19, 1983, national computer conference on - AFIPS '83","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1974106274","https://openalex.org/W1988652408","https://openalex.org/W2004622965","https://openalex.org/W2017369466","https://openalex.org/W2038799143","https://openalex.org/W2054055438"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2165091308","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2085988155","https://openalex.org/W2158463942"],"abstract_inverted_index":{"Definition":[0],"of":[1,4,30,43,68,83,93,100,118,131,137],"architectures":[2,113],"capable":[3],"fault":[5,63,101,104],"tolerance":[6,64],"and":[7,27,54,71,79,91,96,108,139],"reconfiguration,":[8],"suitable":[9,76],"for":[10],"very":[11],"large":[12],"scale":[13],"integration":[14],"(VLSI)":[15],"implementation,":[16],"is":[17,59,133,141,150],"an":[18],"important":[19],"problem":[20],"with":[21,88,97,121],"regard":[22],"to":[23,61,127,152,157],"both":[24],"production":[25],"yield":[26],"run-time":[28],"availability":[29],"VLSI":[31],"devices.":[32],"The":[33],"case":[34],"considered":[35],"in":[36,51,115],"the":[37,48,66,147,158],"present":[38],"paper":[39],"concerns":[40],"regular":[41],"arrays":[42],"processing":[44,53],"elements,":[45],"such":[46],"as":[47,155],"ones":[49],"found":[50],"signal":[52],"other":[55],"dedicated":[56,77],"structures.":[57],"It":[58],"proposed":[60],"achieve":[62],"through":[65],"introduction":[67],"spare":[69,94],"elements":[70,95,120],"reconfiguration":[72,140],"algorithms":[73],"implemented":[74],"by":[75],"circuits":[78],"signals.":[80],"A":[81],"number":[82],"reconfigurable":[84],"structures":[85,132],"are":[86,106,110],"presented,":[87],"different":[89],"numbers":[90],"patterns":[92],"varying":[98],"degrees":[99],"tolerance.":[102],"Underlying":[103],"assumptions":[105],"discussed":[107],"performances":[109],"analyzed;":[111],"while":[112],"examined":[114],"detail":[116],"consist":[117],"combinatorial":[119],"fairly":[122],"simple":[123],"interconnection":[124],"schemes,":[125],"extension":[126],"a":[128],"wider":[129],"class":[130],"also":[134],"considered.":[135],"Implementation":[136],"diagnosis":[138],"carried":[142],"out":[143],"at":[144],"gate":[145],"level:":[146],"resulting":[148],"complexity":[149],"seen":[151],"be":[153],"minor,":[154],"compared":[156],"overall":[159],"architecture":[160],"complexity.":[161]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}