{"id":"https://openalex.org/W2040555296","doi":"https://doi.org/10.1145/1500412.1500440","title":"A protocol for a new double-loop computer network and its implementation","display_name":"A protocol for a new double-loop computer network and its implementation","publication_year":1981,"publication_date":"1981-01-01","ids":{"openalex":"https://openalex.org/W2040555296","doi":"https://doi.org/10.1145/1500412.1500440","mag":"2040555296"},"language":"en","primary_location":{"id":"doi:10.1145/1500412.1500440","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500440","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500440","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500440","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024115382","display_name":"S. Leventis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Leventis","raw_affiliation_strings":["University of Patras, Greece","University Of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University Of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102916355","display_name":"George Papadopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Papadopoulos","raw_affiliation_strings":["University of Patras, Greece","University Of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University Of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036542131","display_name":"Stavros Koubias","orcid":"https://orcid.org/0000-0002-9626-6051"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Koubias","raw_affiliation_strings":["University of Patras, Greece","University Of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University Of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042249567","display_name":"J. Constantinides","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"J. Constantinides","raw_affiliation_strings":["University of Patras, Greece","University Of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"University Of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17682403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7794192433357239},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5585602521896362},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.5501086711883545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5340710282325745},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5338953733444214},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5042816400527954},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4637610912322998},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32342416048049927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3221672773361206},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.1653164029121399},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12751081585884094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7794192433357239},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5585602521896362},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.5501086711883545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5340710282325745},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5338953733444214},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5042816400527954},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4637610912322998},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32342416048049927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3221672773361206},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.1653164029121399},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12751081585884094},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1500412.1500440","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500440","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500440","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1500412.1500440","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1500412.1500440","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1500412.1500440","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2040555296.pdf","grobid_xml":"https://content.openalex.org/works/W2040555296.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W88885237","https://openalex.org/W1576757684","https://openalex.org/W1954617673","https://openalex.org/W2020682732","https://openalex.org/W2047833983","https://openalex.org/W2063295931","https://openalex.org/W2063651020","https://openalex.org/W2108257317","https://openalex.org/W2143774478","https://openalex.org/W2154945029","https://openalex.org/W4241240139","https://openalex.org/W4251233287","https://openalex.org/W6634752774","https://openalex.org/W6666387798","https://openalex.org/W6680966641"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2391783641","https://openalex.org/W2100743976","https://openalex.org/W1605538634","https://openalex.org/W2371350567","https://openalex.org/W2313212711","https://openalex.org/W1987313229","https://openalex.org/W2001393705","https://openalex.org/W2357771869"],"abstract_inverted_index":{"In":[0,61,106],"this":[1,40,52,107],"paper":[2,108],"a":[3,46,109],"new":[4,53],"double-loop":[5],"computer":[6],"network":[7,54,74,96],"is":[8,68,118],"presented,":[9],"as":[10,12],"well":[11],"its":[13],"hardware":[14,87],"implementation.":[15],"The":[16,70],"proposed":[17,95],"protocol":[18,83],"permits":[19],"simultaneous":[20],"transfer":[21],"of":[22,29,56,65,72,125],"variable-length":[23],"messages":[24],"even":[25],"between":[26],"interfering":[27],"segments":[28],"the":[30,63,66,73,90,94,114,133],"network.":[31],"Various":[32],"concurrent":[33],"transmissions":[34],"can":[35,75],"also":[36,119],"take":[37],"place":[38],"with":[39,45,102],"protocol.":[41],"These":[42],"operations,":[43],"together":[44],"completely":[47],"distributed":[48],"control":[49],"mechanism,":[50],"make":[51,93],"capable":[55],"providing":[57],"automatic":[58],"traffic":[59,104],"regulation.":[60],"addition,":[62],"reliability":[64],"system":[67],"improved.":[69],"nodes":[71],"be":[76],"implemented":[77],"by":[78],"existing":[79],"programmable":[80],"LSI":[81],"communication":[82],"controllers.":[84],"This":[85],"simple":[86],"implementation":[88],"and":[89,132],"above":[91],"capabilities":[92],"very":[97],"attractive":[98],"for":[99],"local":[100],"networks":[101],"high":[103],"demands.":[105],"node":[110,122],"realization,":[111],"based":[112],"on":[113],"8085A":[115],"microprocessor":[116],"chips,":[117],"presented.":[120],"Every":[121],"consists":[123],"basically":[124],"two":[126],"SDLC":[127],"Chips,":[128],"one":[129],"DMA":[130],"controller":[131],"Interrupt":[134],"Controller.":[135]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}