{"id":"https://openalex.org/W2020945484","doi":"https://doi.org/10.1145/1500412.1500429","title":"Modular crossbar switch for large-scale multiprocessor systems","display_name":"Modular crossbar switch for large-scale multiprocessor systems","publication_year":1981,"publication_date":"1981-01-01","ids":{"openalex":"https://openalex.org/W2020945484","doi":"https://doi.org/10.1145/1500412.1500429","mag":"2020945484"},"language":"en","primary_location":{"id":"doi:10.1145/1500412.1500429","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1500412.1500429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109843202","display_name":"Bernhard Quatember","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Bernhard Quatember","raw_affiliation_strings":["Johannes Kepler University, Linz, Austria","Johannes Kepler University,Linz,Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]},{"raw_affiliation_string":"Johannes Kepler University,Linz,Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109843202"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":2.0769,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86121324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9766290783882141},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.8637697696685791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7586761713027954},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7306404113769531},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6139903664588928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49051207304000854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4615599513053894},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.44903871417045593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44439876079559326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.336317241191864},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13346192240715027},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08766728639602661}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9766290783882141},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.8637697696685791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7586761713027954},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7306404113769531},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6139903664588928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49051207304000854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4615599513053894},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.44903871417045593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44439876079559326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.336317241191864},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13346192240715027},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08766728639602661},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1500412.1500429","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1500412.1500429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 4-7, 1981, national computer conference on - AFIPS '81","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1530768585","https://openalex.org/W1566687055","https://openalex.org/W1972284670","https://openalex.org/W1976193514","https://openalex.org/W1979418125","https://openalex.org/W1998487091","https://openalex.org/W2026959969","https://openalex.org/W2056928322","https://openalex.org/W2057496171","https://openalex.org/W2059051427","https://openalex.org/W2107008557","https://openalex.org/W2117944084","https://openalex.org/W2143195248","https://openalex.org/W2161004322","https://openalex.org/W2313775431"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W1874409533","https://openalex.org/W2554791727","https://openalex.org/W1981395029","https://openalex.org/W2108083791","https://openalex.org/W4250137794","https://openalex.org/W2063341228","https://openalex.org/W2111673944","https://openalex.org/W1944369214","https://openalex.org/W2084925448"],"abstract_inverted_index":{"This":[0,65],"paper":[1],"describes":[2],"the":[3,33,69,105,109],"architecture":[4],"of":[5,28,35,41,44,71,88,104,108],"an":[6,39,63],"innovative":[7,66],"modular":[8,16],"crossbar":[9,73,90],"switch":[10],"for":[11,75,91],"large-scale":[12],"multiprocessor":[13],"systems;":[14],"its":[15,47],"design":[17,30],"principle":[18,31],"is":[19,52,99],"given":[20],"a":[21,42,58,89,92],"particularly":[22],"thorough":[23],"treatment.":[24],"The":[25,86],"crucial":[26],"points":[27],"this":[29],"are":[32],"utilization":[34],"bit-serial":[36],"buses":[37],"and":[38],"integration":[40],"combination":[43],"crosspoints":[45],"with":[46,94],"own":[48],"microprogrammed":[49],"controller,":[50],"(which":[51],"designated":[53],"as":[54],"\"configurational":[55],"processor\")":[56],"into":[57],"single":[59],"building":[60],"block,":[61],"preferably":[62],"IC.":[64],"concept":[67],"allows":[68],"implementation":[70],"full":[72],"switches":[74],"systems":[76],"up":[77],"to":[78,102],"about":[79],"128":[80],"processors":[81],"at":[82],"relatively":[83],"low":[84],"cost.":[85],"expense":[87],"system":[93],"approximately":[95],"1024":[96],"processing":[97],"elements":[98],"then":[100],"comparable":[101],"that":[103],"other":[106],"parts":[107],"whole":[110],"system.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}