{"id":"https://openalex.org/W2055763229","doi":"https://doi.org/10.1145/1499799.1499910","title":"Data base processor technology","display_name":"Data base processor technology","publication_year":1976,"publication_date":"1976-01-01","ids":{"openalex":"https://openalex.org/W2055763229","doi":"https://doi.org/10.1145/1499799.1499910","mag":"2055763229"},"language":"en","primary_location":{"id":"doi:10.1145/1499799.1499910","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1499799.1499910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 7-10, 1976, national computer conference and exposition on - AFIPS '76","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037836186","display_name":"Donald R. Anderson","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Donald R. Anderson","raw_affiliation_strings":["St. Paul, Minnesota"],"affiliations":[{"raw_affiliation_string":"St. Paul, Minnesota","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037836186"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4658,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.91208791,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"811","last_page":"811"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10974","display_name":"Advanced Queuing Theory Analysis","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1404","display_name":"Management Information Systems"},"field":{"id":"https://openalex.org/fields/14","display_name":"Business, Management and Accounting"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8226341605186462},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.6854103207588196},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6851348876953125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4608983099460602},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4477722644805908},{"id":"https://openalex.org/keywords/data-processing","display_name":"Data processing","score":0.442855566740036},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.43340879678726196},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4109935760498047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38775554299354553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3553188443183899},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2941821217536926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8226341605186462},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.6854103207588196},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6851348876953125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4608983099460602},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4477722644805908},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.442855566740036},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.43340879678726196},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4109935760498047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38775554299354553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3553188443183899},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2941821217536926},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1499799.1499910","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1499799.1499910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 7-10, 1976, national computer conference and exposition on - AFIPS '76","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2036106244","https://openalex.org/W2058624218","https://openalex.org/W2076144570","https://openalex.org/W2118586566","https://openalex.org/W2149522432"],"related_works":["https://openalex.org/W1634769474","https://openalex.org/W2535205838","https://openalex.org/W2383074217","https://openalex.org/W2340056135","https://openalex.org/W2157926610","https://openalex.org/W209196921","https://openalex.org/W2971894545","https://openalex.org/W2323671895","https://openalex.org/W4297930914","https://openalex.org/W1977065123"],"abstract_inverted_index":{"The":[0,24,58],"ability":[1],"to":[2,45,100],"achieve":[3],"significant":[4],"amounts":[5],"of":[6,26,50,60],"mass":[7,22],"memory":[8],"has":[9],"not":[10],"been":[11],"matched":[12],"with":[13,39,85],"a":[14,27,47,76],"capability":[15],"for":[16],"processing":[17,56],"data":[18,29,36,54,69],"stored":[19],"within":[20],"the":[21,86],"memory.":[23],"concept":[25,62],"dedicated":[28],"base":[30,37,55,70],"processor":[31,80],"that":[32,64,67,81,97],"would":[33],"implement":[34],"microprogrammed":[35],"primitives":[38],"high":[40],"speed":[41],"microprocessor":[42],"technology":[43],"appears":[44],"be":[46,73],"plausible":[48],"means":[49],"obtaining":[51],"higher":[52,101],"performance":[53,103],"systems.":[57],"premise":[59],"this":[61],"is":[63],"simple":[65],"operations":[66],"manipulate":[68],"information":[71],"can":[72],"included":[74],"in":[75,83],"separate,":[77],"simply":[78],"structured":[79],"operates":[82],"parallel":[84,92],"central":[87],"system.":[88],"In":[89],"doing":[90],"so,":[91],"execution":[93],"benefits":[94],"are":[95],"realized":[96],"could":[98],"lead":[99],"system":[102],"levels.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}