{"id":"https://openalex.org/W2037498252","doi":"https://doi.org/10.1145/1499402.1499573","title":"Cache memory systems for multiprocessor architecture","display_name":"Cache memory systems for multiprocessor architecture","publication_year":1977,"publication_date":"1977-01-01","ids":{"openalex":"https://openalex.org/W2037498252","doi":"https://doi.org/10.1145/1499402.1499573","mag":"2037498252"},"language":"en","primary_location":{"id":"doi:10.1145/1499402.1499573","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499573","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499573","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499573","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033518053","display_name":"Om P. Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. P. Agrawal","raw_affiliation_strings":["Iowa State University, Ames, Iowa","Iowa State University, Ames Iowa"],"affiliations":[{"raw_affiliation_string":"Iowa State University, Ames, Iowa","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Iowa State University, Ames Iowa","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111981736","display_name":"A.V. Pohm","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. V. Pohm","raw_affiliation_strings":["Iowa State University, Ames, Iowa","Iowa State University, Ames Iowa"],"affiliations":[{"raw_affiliation_string":"Iowa State University, Ames, Iowa","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Iowa State University, Ames Iowa","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033518053"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.21215596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"955","last_page":"955"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8377383947372437},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.807212233543396},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6882889866828918},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6815622448921204},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6627943515777588},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6365578770637512},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6167352199554443},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5301381349563599},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5007545948028564},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.49909210205078125},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.48377105593681335},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4837048649787903},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.45459914207458496},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.42390233278274536},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.4164809584617615},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4131145477294922},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.4120525121688843},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3820664882659912},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30364668369293213},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0627869963645935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8377383947372437},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.807212233543396},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6882889866828918},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6815622448921204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6627943515777588},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6365578770637512},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6167352199554443},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5301381349563599},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5007545948028564},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.49909210205078125},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.48377105593681335},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4837048649787903},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.45459914207458496},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.42390233278274536},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.4164809584617615},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4131145477294922},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.4120525121688843},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3820664882659912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30364668369293213},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0627869963645935}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1499402.1499573","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499573","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499573","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1499402.1499573","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499573","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499573","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2037498252.pdf","grobid_xml":"https://content.openalex.org/works/W2037498252.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W4132606","https://openalex.org/W1980857973","https://openalex.org/W2019405494","https://openalex.org/W2030008627","https://openalex.org/W2035816212","https://openalex.org/W2044400636","https://openalex.org/W2081928868","https://openalex.org/W2092406519","https://openalex.org/W2119815272","https://openalex.org/W2124477009","https://openalex.org/W2133859691","https://openalex.org/W2147351800","https://openalex.org/W2149602999","https://openalex.org/W2150048025","https://openalex.org/W2160359448","https://openalex.org/W2163294616","https://openalex.org/W2164705534","https://openalex.org/W2172004457","https://openalex.org/W2293302862","https://openalex.org/W3161713395","https://openalex.org/W6645568377","https://openalex.org/W6655035258","https://openalex.org/W6657712730","https://openalex.org/W6659571121","https://openalex.org/W6670874284","https://openalex.org/W6673775995","https://openalex.org/W6678512103","https://openalex.org/W6684123787","https://openalex.org/W6684891036","https://openalex.org/W7018107030"],"related_works":["https://openalex.org/W2406137460","https://openalex.org/W2217292995","https://openalex.org/W2020300944","https://openalex.org/W2380482519","https://openalex.org/W4313496011","https://openalex.org/W1581731722","https://openalex.org/W2115782696","https://openalex.org/W3111801817","https://openalex.org/W3145643808","https://openalex.org/W2156586505"],"abstract_inverted_index":{"The":[0],"performances":[1],"of":[2,5,78,92,98,105,133],"two":[3],"types":[4],"multiprocessor":[6],"systems":[7],"with":[8,71],"cache":[9,23,46,116],"memories":[10,64,117,128],"dedicated":[11,121],"to":[12,33,47,58,80],"each":[13,45],"processor":[14],"are":[15,56,118],"analyzed.":[16],"It":[17],"is":[18,42],"demonstrated":[19],"that":[20,70],"by":[21,89,95],"appropriate":[22],"system":[24,28],"design,":[25],"adequate":[26],"memory":[27,54,84,110],"speed":[29],"can":[30,86,131],"be":[31,87,132],"achieved":[32],"keep":[34],"the":[35,83,106],"processors":[36,122],"busy.":[37],"A":[38],"write":[39],"through":[40],"algorithm":[41],"used":[43,57],"for":[44,108,120,124],"minimize":[48],"directory":[49],"searching":[50],"and":[51,94,129],"several":[52],"main":[53],"modules":[55,107],"provide":[59],"interleaved":[60],"write.":[61],"In":[62],"large":[63],"a":[65,90,96],"cost":[66],"performance":[67],"analysis":[68],"shows":[69],"an":[72],"increase":[73],"in":[74],"per":[75],"bit":[76],"costs":[77],"5":[79],"20":[81],"percent,":[82],"throughput":[85],"enhanced":[88],"factor":[91,97],"10":[93],"3":[99],"or":[100],"more":[101],"over":[102],"simple":[103],"interleaving":[104],"random":[109],"requests.":[111],"Experimental":[112],"evidence":[113],"indicates":[114],"smaller":[115],"required":[119],"than":[123],"standard":[125],"processors.":[126],"All":[127],"buses":[130],"modest":[134],"speed.":[135]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}