{"id":"https://openalex.org/W2030466432","doi":"https://doi.org/10.1145/1499402.1499439","title":"A microprocessor architecture for digital device implementation","display_name":"A microprocessor architecture for digital device implementation","publication_year":1977,"publication_date":"1977-01-01","ids":{"openalex":"https://openalex.org/W2030466432","doi":"https://doi.org/10.1145/1499402.1499439","mag":"2030466432"},"language":"en","primary_location":{"id":"doi:10.1145/1499402.1499439","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499439","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499439","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499439","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061427779","display_name":"Thomas L. Boardman","orcid":null},"institutions":[{"id":"https://openalex.org/I2802236040","display_name":"University of Colorado System","ror":"https://ror.org/00jc20583","country_code":"US","type":"education","lineage":["https://openalex.org/I2802236040"]},{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thomas L. Boardman","raw_affiliation_strings":["University of Colorado, Boulder, Colorado"],"affiliations":[{"raw_affiliation_string":"University of Colorado, Boulder, Colorado","institution_ids":["https://openalex.org/I2802236040","https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5061427779"],"corresponding_institution_ids":["https://openalex.org/I188538660","https://openalex.org/I2802236040"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20298165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.8033598065376282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7177348136901855},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6129223108291626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6022306680679321},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5427541732788086},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5273764133453369},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49680522084236145},{"id":"https://openalex.org/keywords/terminal","display_name":"Terminal (telecommunication)","score":0.441691130399704},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4275458753108978},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4275260269641876},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4175412058830261},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4169345796108246},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27304744720458984},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.21907374262809753}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8033598065376282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7177348136901855},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6129223108291626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6022306680679321},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5427541732788086},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5273764133453369},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49680522084236145},{"id":"https://openalex.org/C2779664074","wikidata":"https://www.wikidata.org/wiki/Q3518405","display_name":"Terminal (telecommunication)","level":2,"score":0.441691130399704},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4275458753108978},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4275260269641876},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4175412058830261},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4169345796108246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27304744720458984},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.21907374262809753},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1499402.1499439","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499439","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499439","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1499402.1499439","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499402.1499439","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499402.1499439","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the June 13-16, 1977, national computer conference on - AFIPS '77","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2030466432.pdf","grobid_xml":"https://content.openalex.org/works/W2030466432.grobid-xml"},"referenced_works_count":1,"referenced_works":["https://openalex.org/W4242736695"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W42751941","https://openalex.org/W2391643687","https://openalex.org/W573963858","https://openalex.org/W3023763154"],"abstract_inverted_index":{"A":[0,77],"microprocessor":[1,92],"based":[2],"architecture":[3,14],"for":[4,83],"the":[5,20,25,40,73,84,97],"implementation":[6],"of":[7,17,19,29,35,101,118],"digital":[8],"logic":[9,22,120],"devices":[10],"is":[11,94],"presented.":[12],"The":[13],"facilitates":[15],"replacement":[16],"portions":[18],"hard-wired":[21,119],"chains":[23],"within":[24],"device":[26,37],"with":[27,72],"groups":[28],"microinstructions":[30],"called":[31],"kernels.":[32],"Multiple":[33],"modules":[34],"a":[36],"may":[38],"share":[39],"processor":[41,82,105],"simplifying":[42],"interface":[43],"problems":[44],"such":[45],"as":[46],"buffering,":[47],"interlocking,":[48],"and":[49,61,66,99],"sequencing.":[50],"This":[51],"greatly":[52],"reduces":[53],"overall":[54],"package":[55],"count,":[56],"power":[57],"consumption,":[58],"system":[59,63,70],"complexity,":[60],"therefore":[62],"debug":[64],"time":[65],"cost":[67],"while":[68],"improving":[69],"flexibility":[71],"programmable":[74],"control":[75],"store.":[76],"three":[78],"dimensional":[79],"graphics":[80],"display":[81],"Tektronix":[85],"4014":[86],"terminal,":[87],"built":[88],"using":[89],"Intel":[90],"3000-series":[91],"elements,":[93],"discussed":[95],"demonstrating":[96],"viability":[98],"benefits":[100],"this":[102],"architecture.":[103],"Such":[104],"elements":[106],"permit":[107],"approximately":[108],"250,000":[109],"twenty":[110],"microinstruction":[111],"kernels":[112],"to":[113],"be":[114],"executed":[115],"in":[116],"place":[117],"per":[121],"second.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}