{"id":"https://openalex.org/W2033279237","doi":"https://doi.org/10.1145/1499310.1499329","title":"IDAS","display_name":"IDAS","publication_year":1984,"publication_date":"1984-01-01","ids":{"openalex":"https://openalex.org/W2033279237","doi":"https://doi.org/10.1145/1499310.1499329","mag":"2033279237"},"language":"en","primary_location":{"id":"doi:10.1145/1499310.1499329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499310.1499329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499310.1499329","source":{"id":"https://openalex.org/S4210208138","display_name":"AFIPS conference proceedings","issn_l":"0095-6880","issn":["0095-6880"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the July 9-12, 1984, national computer conference and exposition on - AFIPS '84","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1499310.1499329","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111496416","display_name":"Stephen Y. H. Su","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Y. H. Su","raw_affiliation_strings":["State University of New York, Binghamton, New York","State University of New York , Binghamton, New York"],"affiliations":[{"raw_affiliation_string":"State University of New York, Binghamton, New York","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"State University of New York , Binghamton, New York","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111496416"],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.2748538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7860313653945923},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6052634716033936},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5960938334465027},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5649141073226929},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.541131317615509},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5282368063926697},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5047348737716675},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43540021777153015},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.41627100110054016},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.4160258173942566},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4150938093662262},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38840505480766296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.310363233089447},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20989888906478882},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11387276649475098}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7860313653945923},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6052634716033936},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5960938334465027},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5649141073226929},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.541131317615509},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5282368063926697},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5047348737716675},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43540021777153015},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41627100110054016},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.4160258173942566},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4150938093662262},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38840505480766296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.310363233089447},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20989888906478882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11387276649475098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1499310.1499329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499310.1499329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499310.1499329","source":{"id":"https://openalex.org/S4210208138","display_name":"AFIPS conference proceedings","issn_l":"0095-6880","issn":["0095-6880"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the July 9-12, 1984, national computer conference and exposition on - AFIPS '84","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1499310.1499329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1499310.1499329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1499310.1499329","source":{"id":"https://openalex.org/S4210208138","display_name":"AFIPS conference proceedings","issn_l":"0095-6880","issn":["0095-6880"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the July 9-12, 1984, national computer conference and exposition on - AFIPS '84","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309644","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2033279237.pdf","grobid_xml":"https://content.openalex.org/works/W2033279237.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W34304939","https://openalex.org/W164206602","https://openalex.org/W1549382069","https://openalex.org/W1969957162","https://openalex.org/W1972576389","https://openalex.org/W1975883124","https://openalex.org/W2031480854","https://openalex.org/W2033076836","https://openalex.org/W2046145234","https://openalex.org/W2101434052","https://openalex.org/W4251890294","https://openalex.org/W6658761798"],"related_works":["https://openalex.org/W2141004294","https://openalex.org/W2384838054","https://openalex.org/W2161167665","https://openalex.org/W2039193071","https://openalex.org/W2363829830","https://openalex.org/W2106530713","https://openalex.org/W3141551763","https://openalex.org/W2095055225","https://openalex.org/W2132373460","https://openalex.org/W1554653810"],"abstract_inverted_index":{"Computer-aided":[0],"design":[1,7,18],"tools":[2],"are":[3],"vital":[4],"to":[5,53,63,69],"the":[6,51,71,74,77,87],"of":[8,32,61],"VLSI":[9],"(very-large-scale":[10],"integration).":[11],"This":[12],"paper":[13],"presents":[14],"a":[15,33,40,42,45,55],"new":[16,34],"integrated":[17],"automation":[19],"system":[20,30,57,72],"for":[21,66,89],"describing,":[22],"documenting,":[23],"simulating,":[24],"and":[25,44,68],"synthesizing":[26],"digital":[27,56],"systems.":[28,107],"The":[29,48,82],"consists":[31],"hardware":[35],"description":[36],"language,":[37],"LALSD":[38,99],"II;":[39],"translator;":[41],"simulator;":[43],"logic":[46],"synthesizer.":[47],"language":[49,83],"allows":[50],"designer":[52],"describe":[54,70,86,95,102],"at":[58,73],"various":[59,90],"levels":[60],"detail,":[62],"define":[64],"modules":[65],"implementation,":[67],"behavior":[75],"level,":[76,79],"structure":[78],"or":[80,105],"both.":[81],"can":[84,93,101],"accurately":[85],"timing":[88],"operations.":[91,98],"It":[92],"precisely":[94],"multilevel,":[96],"parallel":[97],"II":[100],"synchronous,":[103],"asynchronous,":[104],"mixed":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}