{"id":"https://openalex.org/W2093894476","doi":"https://doi.org/10.1145/1499310.1499322","title":"An inside look at the Z80,000 CPU","display_name":"An inside look at the Z80,000 CPU","publication_year":1984,"publication_date":"1984-01-01","ids":{"openalex":"https://openalex.org/W2093894476","doi":"https://doi.org/10.1145/1499310.1499322","mag":"2093894476"},"language":"en","primary_location":{"id":"doi:10.1145/1499310.1499322","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1499310.1499322","pdf_url":null,"source":{"id":"https://openalex.org/S4210208138","display_name":"AFIPS conference proceedings","issn_l":"0095-6880","issn":["0095-6880"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the July 9-12, 1984, national computer conference and exposition on - AFIPS '84","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042855149","display_name":"Anil Kumar Patel","orcid":"https://orcid.org/0000-0002-7129-7548"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Anil Patel","raw_affiliation_strings":["Zilog Corporation, Campbell, California"],"affiliations":[{"raw_affiliation_string":"Zilog Corporation, Campbell, California","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5042855149"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5548,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57309942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8623999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8623999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8479999899864197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.7796000242233276,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7951216697692871},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.606664776802063},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.5356326699256897},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5335816144943237},{"id":"https://openalex.org/keywords/minicomputer","display_name":"Minicomputer","score":0.5000109672546387},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4855925440788269},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.47718632221221924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47324711084365845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4194605350494385},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4192589819431305},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4139885902404785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3821556568145752},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31192630529403687},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.233271986246109}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7951216697692871},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.606664776802063},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.5356326699256897},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5335816144943237},{"id":"https://openalex.org/C168395055","wikidata":"https://www.wikidata.org/wiki/Q185131","display_name":"Minicomputer","level":2,"score":0.5000109672546387},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4855925440788269},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.47718632221221924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47324711084365845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4194605350494385},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4192589819431305},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4139885902404785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3821556568145752},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31192630529403687},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.233271986246109},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1499310.1499322","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1499310.1499322","pdf_url":null,"source":{"id":"https://openalex.org/S4210208138","display_name":"AFIPS conference proceedings","issn_l":"0095-6880","issn":["0095-6880"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the July 9-12, 1984, national computer conference and exposition on - AFIPS '84","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2387982802","https://openalex.org/W1896942098","https://openalex.org/W1991061790","https://openalex.org/W2400763249","https://openalex.org/W1482063109","https://openalex.org/W2043940072","https://openalex.org/W2249399447","https://openalex.org/W2000479660","https://openalex.org/W2794327238","https://openalex.org/W2368611950"],"abstract_inverted_index":{"With":[0],"recent":[1],"advances":[2],"in":[3,101],"very":[4],"large":[5],"scale":[6],"integrated":[7],"circuit":[8],"(VLSI)":[9],"design,":[10],"the":[11,25,28,32,37,45,55,76],"once-distinct":[12,38],"boundaries":[13],"of":[14,75,98],"micro-,":[15],"mini-,":[16],"and":[17,31,42,60,93],"mainframe":[18,61,66],"computer":[19],"architectures":[20],"are":[21],"eroding.":[22],"For":[23],"example,":[24],"Motorola":[26],"68000,":[27],"Z8000":[29],"CPU,":[30,47],"Intel":[33],"8086":[34],"have":[35],"broken":[36,54],"boundary":[39,57],"between":[40,58],"micro-":[41],"minicomputers.":[43],"Now":[44],"Z80,000":[46,77],"Zilog's":[48],"new":[49],"32-bit":[50],"processor":[51],"chip,":[52],"has":[53],"distinct":[56],"mini-":[59],"computers":[62],"by":[63],"featuring":[64],"a":[65],"power":[67],"on":[68],"an":[69],"integrated-circuit":[70],"chip.":[71],"The":[72],"distinguishing":[73],"features":[74],"CPU---such":[78],"as":[79],"on-chip":[80,84],"virtual":[81],"memory":[82,91],"management,":[83],"cache":[85],"memory,":[86],"six-stage":[87],"pipeline":[88],"architecture,":[89],"burst":[90],"transfer,":[92],"multiprocessing":[94],"support---put":[95],"it":[96],"ahead":[97],"any":[99],"CPU":[100],"its":[102],"class.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}