{"id":"https://openalex.org/W2122230315","doi":"https://doi.org/10.1145/1482613.1482617","title":"A shift-register-based QCA memory architecture","display_name":"A shift-register-based QCA memory architecture","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2122230315","doi":"https://doi.org/10.1145/1482613.1482617","mag":"2122230315"},"language":"en","primary_location":{"id":"doi:10.1145/1482613.1482617","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1482613.1482617","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022912425","display_name":"Andy Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andy Chiu","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003001057","display_name":"Jonathan Salkind","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Salkind","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031374260","display_name":"Daniel Venutolo","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Venutolo","raw_affiliation_strings":["Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081080799"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.15926284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5","issue":"1","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7196353673934937},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.6183740496635437},{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.5744467377662659},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5248948335647583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5153141021728516},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5002338886260986},{"id":"https://openalex.org/keywords/quantum-cellular-automaton","display_name":"Quantum cellular automaton","score":0.4957209825515747},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48777204751968384},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4711243808269501},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.41537630558013916},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4118087887763977},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3938905894756317},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19377174973487854},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.1253930926322937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7196353673934937},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.6183740496635437},{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.5744467377662659},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5248948335647583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5153141021728516},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5002338886260986},{"id":"https://openalex.org/C68576872","wikidata":"https://www.wikidata.org/wiki/Q4893239","display_name":"Quantum cellular automaton","level":3,"score":0.4957209825515747},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48777204751968384},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4711243808269501},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.41537630558013916},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4118087887763977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3938905894756317},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19377174973487854},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.1253930926322937},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1482613.1482617","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1482613.1482617","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W116782577","https://openalex.org/W196877078","https://openalex.org/W1561050196","https://openalex.org/W1770489245","https://openalex.org/W1825751090","https://openalex.org/W1986881964","https://openalex.org/W2003140892","https://openalex.org/W2010323338","https://openalex.org/W2014666159","https://openalex.org/W2023395064","https://openalex.org/W2032497467","https://openalex.org/W2036072206","https://openalex.org/W2046299706","https://openalex.org/W2051320857","https://openalex.org/W2104352572","https://openalex.org/W2111296814","https://openalex.org/W2114703757","https://openalex.org/W2119776272","https://openalex.org/W2119954881","https://openalex.org/W2130483008","https://openalex.org/W2130855291","https://openalex.org/W2133403974","https://openalex.org/W2137003803","https://openalex.org/W2151030344","https://openalex.org/W2154348685","https://openalex.org/W2157024459","https://openalex.org/W2157934176","https://openalex.org/W2160210493","https://openalex.org/W2160409339","https://openalex.org/W2165354638","https://openalex.org/W2168175587"],"related_works":["https://openalex.org/W1970049665","https://openalex.org/W1495160985","https://openalex.org/W2107154702","https://openalex.org/W2048982205","https://openalex.org/W2885766893","https://openalex.org/W4211031944","https://openalex.org/W1981897041","https://openalex.org/W1903211295","https://openalex.org/W2133546240","https://openalex.org/W4390277186"],"abstract_inverted_index":{"A":[0],"quantum-dot":[1],"cellular":[2],"automata":[3],"(QCA)":[4],"design":[5],"of":[6],"an":[7,40],"nxm":[8],"-bit,":[9],"shift-register-based":[10],"memory":[11,35,46,60,81,99],"architecture":[12,16,36,77,100],"is":[13,24,37],"presented.":[14],"The":[15,34],"maintains":[17],"data":[18,28],"at":[19],"a":[20,93],"stable":[21],"conformation,":[22],"which":[23],"contrary":[25],"to":[26,70],"traditional":[27],"in-motion":[29],"concept":[30],"for":[31],"QCA":[32,45],"architectures.":[33],"based":[38],"on":[39,92],"existing":[41,75],"dual-phase-synchronized,":[42],"line-based,":[43],"one-bit":[44,59],"cell":[47],"building":[48],"block":[49],"that":[50],"provides":[51],"size":[52],"and":[53,88],"latency":[54],"improvements":[55],"over":[56],"other":[57],"known":[58],"cells":[61,82],"through":[62],"its":[63],"novel":[64],"clocking":[65],"scheme.":[66],"Read/write":[67],"latencies":[68],"up":[69],"\u223c2X":[71],"lower":[72],"than":[73],"the":[74],"tile-based":[76],"with":[78,86],"three-phase,":[79],"line-based":[80],"are":[83,90],"obtained.":[84],"Simulations":[85],"QCADesigner":[87],"HDLQ":[89],"performed":[91],"sample":[94],"4":[95],"x":[96],"8":[97],"bit":[98],"implementation.":[101]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}