{"id":"https://openalex.org/W2108862813","doi":"https://doi.org/10.1145/1479064.1479093","title":"Universal logic modules implemented using LSI memory techniques","display_name":"Universal logic modules implemented using LSI memory techniques","publication_year":1971,"publication_date":"1971-01-01","ids":{"openalex":"https://openalex.org/W2108862813","doi":"https://doi.org/10.1145/1479064.1479093","mag":"2108862813"},"language":"en","primary_location":{"id":"doi:10.1145/1479064.1479093","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1479064.1479093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 16-18, 1972, spring joint computer conference on - AFIPS '72 (Spring)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109949297","display_name":"Kenneth J. Thurber","orcid":null},"institutions":[{"id":"https://openalex.org/I82514191","display_name":"Honeywell (United States)","ror":"https://ror.org/02t71h845","country_code":"US","type":"company","lineage":["https://openalex.org/I82514191"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kenneth James Thurber","raw_affiliation_strings":["Honeywell Systems and Research Center, St. Paul, Minnesota"],"affiliations":[{"raw_affiliation_string":"Honeywell Systems and Research Center, St. Paul, Minnesota","institution_ids":["https://openalex.org/I82514191"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034072383","display_name":"R. O. Berg","orcid":null},"institutions":[{"id":"https://openalex.org/I82514191","display_name":"Honeywell (United States)","ror":"https://ror.org/02t71h845","country_code":"US","type":"company","lineage":["https://openalex.org/I82514191"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Orval Berg","raw_affiliation_strings":["Honeywell Systems and Research Center, St. Paul, Minnesota"],"affiliations":[{"raw_affiliation_string":"Honeywell Systems and Research Center, St. Paul, Minnesota","institution_ids":["https://openalex.org/I82514191"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109949297"],"corresponding_institution_ids":["https://openalex.org/I82514191"],"apc_list":null,"apc_paid":null,"fwci":1.4108,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80985915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.679523766040802},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5631309151649475},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4639754891395569},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.45090451836586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4189504086971283},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4109947383403778},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4108183979988098},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4078123867511749},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34738683700561523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29273727536201477},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2566481828689575},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23194453120231628},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.12123560905456543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07250988483428955}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.679523766040802},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5631309151649475},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4639754891395569},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.45090451836586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4189504086971283},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4109947383403778},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4108183979988098},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4078123867511749},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34738683700561523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29273727536201477},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2566481828689575},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23194453120231628},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.12123560905456543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07250988483428955}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1479064.1479093","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1479064.1479093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 16-18, 1972, spring joint computer conference on - AFIPS '72 (Spring)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2086729405","https://openalex.org/W2295599526"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2167525841","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W1985308002","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Large":[0],"arrays":[1],"of":[2,19,24,27],"read":[3],"only":[4],"storage":[5],"(ROS,":[6],"ROM)":[7],"are":[8],"currently":[9],"available":[10],"from":[11],"semiconductor":[12,40],"vendors;":[13],"however,":[14],"there":[15],"is":[16,30],"a":[17],"lack":[18],"material":[20],"describing":[21],"potential":[22,62],"uses":[23],"these":[25,43,65],"blocks":[26],"memory.":[28],"This":[29],"due":[31],"in":[32,49],"part":[33,50],"to":[34,51],"the":[35,39,46,52,60],"haste":[36],"with":[37],"which":[38],"manufacturers":[41],"place":[42],"devices":[44,66],"on":[45],"market":[47],"and":[48],"fact":[53],"that":[54],"engineers":[55],"have":[56],"not":[57],"yet":[58],"realized":[59],"full":[61],"presented":[63],"by":[64],"for":[67],"use":[68],"as":[69],"logic.":[70]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}