{"id":"https://openalex.org/W2044808196","doi":"https://doi.org/10.1145/1478873.1479016","title":"Implementation of a transient macro-model in large logic systems","display_name":"Implementation of a transient macro-model in large logic systems","publication_year":1971,"publication_date":"1971-01-01","ids":{"openalex":"https://openalex.org/W2044808196","doi":"https://doi.org/10.1145/1478873.1479016","mag":"2044808196"},"language":"en","primary_location":{"id":"doi:10.1145/1478873.1479016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1478873.1479016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 16-18, 1971, fall joint computer conference on - AFIPS '71 (Fall)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015765167","display_name":"N.B. Rabbat","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"N. B. Rabbat","raw_affiliation_strings":["Queen's University, Belfast, U.K","Queen's University Belfast, U.K"],"affiliations":[{"raw_affiliation_string":"Queen's University, Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Queen's University Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060006797","display_name":"W.D. Ryan","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. D. Ryan","raw_affiliation_strings":["Queen's University, Belfast, U.K","Queen's University Belfast, U.K"],"affiliations":[{"raw_affiliation_string":"Queen's University, Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Queen's University Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015765167"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19104455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1071","last_page":"1071"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7274909019470215},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5847834944725037},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5562009215354919},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4816988408565521},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48020991683006287},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4682919383049011},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44193005561828613},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.414700448513031},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3729031980037689},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3659973740577698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35243356227874756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1215798556804657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12039646506309509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7274909019470215},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5847834944725037},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5562009215354919},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4816988408565521},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48020991683006287},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4682919383049011},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44193005561828613},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.414700448513031},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3729031980037689},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3659973740577698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35243356227874756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1215798556804657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12039646506309509},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1478873.1479016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1478873.1479016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 16-18, 1971, fall joint computer conference on - AFIPS '71 (Fall)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1523403532","https://openalex.org/W2085176210","https://openalex.org/W2097435374","https://openalex.org/W2119243361","https://openalex.org/W2131063432","https://openalex.org/W2167069814"],"related_works":["https://openalex.org/W2060809589","https://openalex.org/W2174759944","https://openalex.org/W2990948995","https://openalex.org/W2582295320","https://openalex.org/W4210771477","https://openalex.org/W3080983534","https://openalex.org/W2406416307","https://openalex.org/W2081348959","https://openalex.org/W2138725968","https://openalex.org/W125803886"],"abstract_inverted_index":{"In":[0],"large":[1,48,58,93,136,220],"circuits,":[2],"we":[3],"are":[4,60,75,154,210],"confronted":[5],"with":[6,196,219],"two":[7],"problems.":[8],"First,":[9],"the":[10,17,26,42,47,52,70,79,85,89,102,146,149,188,197,216],"modelling":[11,129],"of":[12,20,41,72,82,91,101,128,139,141,148,169,181,190],"integrated":[13,114,152,191],"circuit":[14,28,108,115],"modules":[15],"using":[16],"normal":[18],"methods":[19,209],"considering":[21],"each":[22],"element":[23],"such":[24,117],"as":[25,118,187],"general":[27],"analysis":[29,74],"program---precise":[30],"though":[31],"it":[32,131],"may":[33],"be---can":[34],"be":[35,63],"excessively":[36,176],"lengthy":[37,177],"and":[38,46,65,68,121,204],"tedious":[39],"because":[40],"computation":[43],"time":[44,86],"involved":[45],"storage":[49],"required.":[50],"On":[51],"other":[53],"hand,":[54],"since":[55,69,145],"most":[56],"very":[57],"circuits":[59,153,192],"likely":[61],"to":[62,113,125,166,173,214],"active,":[64],"therefore":[66],"nonlinear,":[67],"processes":[71,81],"non-linear":[73],"more":[76,155,185],"time-consuming":[77],"than":[78,159],"corresponding":[80],"linear":[83],"analysis,":[84,109],"required":[87],"for":[88,106,133],"inversion":[90],"these":[92,208],"matrices":[94],"would":[95],"become":[96],"an":[97,175],"even":[98,184],"smaller":[99],"proportion":[100],"total.":[103],"Though":[104],"suitable":[105],"discrete":[107,161],"this":[110],"method":[111],"applied":[112],"configurations":[116],"modified":[119],"TTL":[120],"DTL":[122],"gates":[123],"leads":[124],"complex":[126,156,221],"forms":[127],"rendering":[130],"inappropriate":[132],"use":[134],"in":[135,157,200],"systems":[137],"consisting":[138],"hundreds":[140],"logic":[142,222],"gates.":[143],"Also,":[144],"models":[147,182],"elements":[150],"constituting":[151],"nature":[158],"their":[160],"counterparts,":[162],"a":[163],"model":[164],"leading":[165],"accurate":[167],"predictions":[168],"performance":[170],"will":[171],"tend":[172],"give":[174],"analysis.":[178],"The":[179],"choice":[180],"becomes":[183,193],"critical":[186],"complexity":[189],"larger.":[194],"Even":[195],"recent":[198],"advances":[199],"sparse":[201],"matrix,":[202],"adjoint":[203],"implicit":[205],"integration":[206],"techniques,":[207],"not":[211],"powerful":[212],"enough":[213],"solve":[215],"problems":[217],"associated":[218],"systems.":[223]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
