{"id":"https://openalex.org/W1966058120","doi":"https://doi.org/10.1145/1478462.1478473","title":"A method of test generation for fault location in combinational logic","display_name":"A method of test generation for fault location in combinational logic","publication_year":1970,"publication_date":"1970-01-01","ids":{"openalex":"https://openalex.org/W1966058120","doi":"https://doi.org/10.1145/1478462.1478473","mag":"1966058120"},"language":"en","primary_location":{"id":"doi:10.1145/1478462.1478473","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1478462.1478473","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1478462.1478473","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 17-19, 1970, fall joint computer conference on - AFIPS '70 (Fall)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1478462.1478473","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007849682","display_name":"Yoshihiro Koga","orcid":"https://orcid.org/0000-0003-1449-7946"},"institutions":[{"id":"https://openalex.org/I2801919071","display_name":"University of Illinois System","ror":"https://ror.org/05e94g991","country_code":"US","type":"education","lineage":["https://openalex.org/I2801919071"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Y. Koga","raw_affiliation_strings":["University of Illinois, Urbana, Illinois","UNIVERSITY OF ILLINOIS, URBANA, ILLINOIS"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana, Illinois","institution_ids":["https://openalex.org/I2801919071"]},{"raw_affiliation_string":"UNIVERSITY OF ILLINOIS, URBANA, ILLINOIS","institution_ids":["https://openalex.org/I2801919071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079359265","display_name":"C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I2801919071","display_name":"University of Illinois System","ror":"https://ror.org/05e94g991","country_code":"US","type":"education","lineage":["https://openalex.org/I2801919071"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Chen","raw_affiliation_strings":["University of Illinois, Urbana, Illinois","UNIVERSITY OF ILLINOIS, URBANA, ILLINOIS"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana, Illinois","institution_ids":["https://openalex.org/I2801919071"]},{"raw_affiliation_string":"UNIVERSITY OF ILLINOIS, URBANA, ILLINOIS","institution_ids":["https://openalex.org/I2801919071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081935799","display_name":"Kiyoshi Naemura","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Naemura","raw_affiliation_strings":["Nippon Telegraph and Telephone Public Corporation, Musashino, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Nippon Telegraph and Telephone Public Corporation, Musashino, Tokyo, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007849682"],"corresponding_institution_ids":["https://openalex.org/I2801919071"],"apc_list":null,"apc_paid":null,"fwci":2.019,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.8321513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8744752407073975},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6707862615585327},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6516307592391968},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5940449237823486},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.548293948173523},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5262308120727539},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5031036734580994},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.46827033162117004},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45973244309425354},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4410249590873718},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44021591544151306},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.432207316160202},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4313916563987732},{"id":"https://openalex.org/keywords/directed-graph","display_name":"Directed graph","score":0.4220360815525055},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34103769063949585},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1439824402332306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13369715213775635},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11098581552505493},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10274741053581238}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8744752407073975},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6707862615585327},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6516307592391968},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5940449237823486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.548293948173523},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5262308120727539},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5031036734580994},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.46827033162117004},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45973244309425354},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4410249590873718},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44021591544151306},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.432207316160202},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4313916563987732},{"id":"https://openalex.org/C146380142","wikidata":"https://www.wikidata.org/wiki/Q1137726","display_name":"Directed graph","level":2,"score":0.4220360815525055},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34103769063949585},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1439824402332306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13369715213775635},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11098581552505493},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10274741053581238},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1478462.1478473","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1478462.1478473","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1478462.1478473","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 17-19, 1970, fall joint computer conference on - AFIPS '70 (Fall)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1478462.1478473","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1478462.1478473","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1478462.1478473","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the November 17-19, 1970, fall joint computer conference on - AFIPS '70 (Fall)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1966058120.pdf","grobid_xml":"https://content.openalex.org/works/W1966058120.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1993225874","https://openalex.org/W2060953022","https://openalex.org/W2079866295","https://openalex.org/W2084840978","https://openalex.org/W2123561666"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W573124066","https://openalex.org/W573531811","https://openalex.org/W2071237164","https://openalex.org/W2083793411","https://openalex.org/W1621928919"],"abstract_inverted_index":{"The":[0],"Path":[1],"Generating":[2],"Method":[3],"is":[4,20],"a":[5,11,33,53,65],"simple":[6],"procedure":[7],"to":[8,22,43,51,63],"obtain,":[9],"from":[10],"directed":[12],"graph,":[13],"an":[14],"irredundant":[15],"set":[16],"of":[17,55],"paths":[18,46],"that":[19],"sufficient":[21],"detect":[23],"and":[24,47,50],"isolate":[25],"all":[26],"distinguishable":[27],"failures.":[28],"It":[29],"was":[30],"developed":[31],"as":[32,75],"tool":[34,67],"for":[35,68,71],"diagnostic":[36],"generation":[37,70],"at":[38],"the":[39],"system":[40],"level,":[41],"e.g.,":[42],"test":[44,52,69],"data":[45],"register":[48],"loading":[49],"sequence":[54],"transfer":[56],"instructions.":[57],"But":[58],"it":[59],"has":[60],"been":[61],"found":[62],"be":[64],"powerful":[66],"combinational":[72],"logic":[73],"networks":[74],"well.":[76]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}