{"id":"https://openalex.org/W2085176210","doi":"https://doi.org/10.1145/1476936.1476973","title":"A model and implementation of a universal time delay simulator for large digital nets","display_name":"A model and implementation of a universal time delay simulator for large digital nets","publication_year":1970,"publication_date":"1970-01-01","ids":{"openalex":"https://openalex.org/W2085176210","doi":"https://doi.org/10.1145/1476936.1476973","mag":"2085176210"},"language":"en","primary_location":{"id":"doi:10.1145/1476936.1476973","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1476936.1476973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 5-7, 1970, spring joint computer conference on - AFIPS '70 (Spring)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109853254","display_name":"Stephen A. Szygenda","orcid":null},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen A. Szygenda","raw_affiliation_strings":["University of Missouri, Rolla, Missouri"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, Missouri","institution_ids":["https://openalex.org/I20382870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016436931","display_name":"David Michael Rouse","orcid":null},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David M. Rouse","raw_affiliation_strings":["University of Missouri, Rolla, Missouri"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, Missouri","institution_ids":["https://openalex.org/I20382870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051424504","display_name":"E. W. Thompson","orcid":null},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edward W. Thompson","raw_affiliation_strings":["University of Missouri, Rolla, Missouri"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, Missouri","institution_ids":["https://openalex.org/I20382870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109853254"],"corresponding_institution_ids":["https://openalex.org/I20382870"],"apc_list":null,"apc_paid":null,"fwci":16.1524,"has_fulltext":false,"cited_by_count":68,"citation_normalized_percentile":{"value":0.99527187,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8940918445587158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7328419089317322},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7197257876396179},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6996138691902161},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.6639240980148315},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6382112503051758},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.453368216753006},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4512266218662262},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4422880709171295},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42302969098091125},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3752487003803253},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11633950471878052},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07733988761901855}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8940918445587158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7328419089317322},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7197257876396179},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6996138691902161},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.6639240980148315},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6382112503051758},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.453368216753006},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4512266218662262},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4422880709171295},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42302969098091125},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3752487003803253},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11633950471878052},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07733988761901855}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1476936.1476973","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1476936.1476973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the May 5-7, 1970, spring joint computer conference on - AFIPS '70 (Spring)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2156910934"],"related_works":["https://openalex.org/W2069145203","https://openalex.org/W1702800398","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2085176210","https://openalex.org/W2543766998","https://openalex.org/W2243536805","https://openalex.org/W3114476551","https://openalex.org/W2002133727"],"abstract_inverted_index":{"Although":[0],"simulation":[1,106],"of":[2,23,28,37,57,105,119,143,161],"logic":[3],"circuits":[4,17,77],"has":[5,114,133],"been":[6,115,134],"attempted":[7],"in":[8,49],"the":[9,35,58,83,125,137,141,165],"past,":[10],"only":[11],"those":[12],"which":[13,132],"simulate":[14],"completely":[15],"combinational":[16,45,50,76],"have":[18,122],"performed":[19],"with":[20,155],"any":[21,61],"degree":[22],"success":[24],"for":[25,44,99,109],"various":[26],"types":[27],"logic.":[29],"This":[30],"is":[31],"primarily":[32],"due":[33],"to":[34,68,124,127,139,147],"number":[36],"simplifying":[38],"assumptions":[39],"that":[40,120],"can":[41],"be":[42,94,128],"made":[43],"circuits.":[46,101],"For":[47],"example,":[48],"circuits,":[51],"one":[52],"need":[53,85],"not":[54,79,86,152],"consider":[55],"timing":[56],"signals,":[59],"since":[60,74],"given":[62],"input":[63],"vector":[64],"will":[65],"always":[66],"propagate":[67],"a":[69],"stable":[70],"state":[71],"value.":[72],"Also,":[73],"purely":[75],"do":[78],"contain":[80],"internal":[81],"states,":[82],"user":[84,138],"define":[87],"or":[88],"initialize":[89],"these":[90],"values,":[91],"as":[92],"must":[93],"done":[95,97],"(and":[96],"meaningfully)":[98],"sequential":[100],"A":[102],"systems":[103,113],"study":[104,121],"and":[107,150],"diagnosis":[108],"large":[110],"digital":[111],"computing":[112],"performed.":[116],"The":[117,130,159],"results":[118],"led":[123],"implementation":[126],"described.":[129],"model,":[131],"adopted,":[135],"permits":[136],"select":[140],"level":[142],"detail":[144],"most":[145],"appropriate":[146],"his":[148],"requirements,":[149],"thus":[151],"hamper":[153],"him":[154],"overly":[156],"restrictive":[157],"assumptions.":[158],"advantages":[160],"this":[162],"model":[163],"are":[164],"following:":[166]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}